| /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce110/ |
| H A D | dce110_compressor.h | 42 struct dce110_compressor_reg_offsets offsets; member in struct:dce110_compressor
|
| H A D | dce110_timing_generator.h | 100 struct dce110_timing_generator_offsets offsets; member in struct:dce110_timing_generator
|
| H A D | amdgpu_dce110_timing_generator.c | 2254 dce110_timing_generator_construct(struct dce110_timing_generator * tg110,struct dc_context * ctx,uint32_t instance,const struct dce110_timing_generator_offsets * offsets) argument
|
| H A D | amdgpu_dce110_resource.c | 505 dce110_timing_generator_create(struct dc_context * ctx,uint32_t instance,const struct dce110_timing_generator_offsets * offsets) argument
|
| /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce112/ |
| H A D | dce112_compressor.h | 42 struct dce112_compressor_reg_offsets offsets; member in struct:dce112_compressor
|
| /src/sys/kern/ |
| H A D | vnode_if.sh | 669 function offsets() { function
786 offsets(); function
|
| /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce80/ |
| H A D | amdgpu_dce80_timing_generator.c | 229 dce80_timing_generator_construct(struct dce110_timing_generator * tg110,struct dc_context * ctx,uint32_t instance,const struct dce110_timing_generator_offsets * offsets) argument
|
| H A D | amdgpu_dce80_resource.c | 496 dce80_timing_generator_create(struct dc_context * ctx,uint32_t instance,const struct dce110_timing_generator_offsets * offsets) argument
|
| /src/sys/arch/hpcmips/dev/ |
| H A D | mq200subr.c | 195 static int offsets[MQ200_I_MAX] = { local in function:mq200_setup_regctx
|
| /src/sys/arch/pmax/stand/smallnet/setnetimage/ |
| H A D | setnetimage.c | 80 size_t offsets[X_NSYMS]; local in function:main
|
| /src/sys/external/bsd/drm2/dist/include/drm/ |
| H A D | drm_framebuffer.h | 170 unsigned int offsets[4]; member in struct:drm_framebuffer
|
| /src/sys/external/bsd/drm2/dist/drm/i915/gem/selftests/ |
| H A D | i915_gem_coherency.c | 312 u32 *offsets, *values; local in function:igt_gem_coherency
[all...] |
| /src/sys/external/bsd/drm2/dist/drm/nouveau/dispnv04/ |
| H A D | nouveau_dispnv04_tvmodesnv17.c | 365 uint32_t offsets[] = { base, base + 0x1c, base + 0x40, base + 0x5c }; local in function:tv_save_filter
377 uint32_t offsets[] = { base, base + 0x1c, base + 0x40, base + 0x5c }; local in function:tv_load_filter
|
| /src/sys/external/bsd/drm2/dist/drm/radeon/ |
| H A D | mkregtable.c | 117 struct list_head offsets; member in struct:table
|
| H A D | radeon_dp_mst.c | 22 static const int offsets[] = { EVERGREEN_CRTC0_REGISTER_OFFSET, local in function:radeon_atom_set_enc_offset
|
| /src/sys/external/bsd/drm2/dist/drm/vmwgfx/device_include/ |
| H A D | svga_overlay.h | 140 VMwareVideoGetAttributes(const SVGAOverlayFormat format,uint32 * width,uint32 * height,uint32 * size,uint32 * pitches,uint32 * offsets) argument
[all...] |
| /src/sys/external/bsd/drm2/dist/drm/ |
| H A D | drm_client_modeset.c | 774 struct drm_client_offset *offsets; local in function:drm_client_modeset_probe
262 drm_client_target_cloned(struct drm_device * dev,struct drm_connector ** connectors,unsigned int connector_count,struct drm_display_mode ** modes,struct drm_client_offset * offsets,bool * enabled,int width,int height) argument
342 drm_client_get_tile_offsets(struct drm_connector ** connectors,unsigned int connector_count,struct drm_display_mode ** modes,struct drm_client_offset * offsets,int idx,int h_idx,int v_idx) argument
375 drm_client_target_preferred(struct drm_connector ** connectors,unsigned int connector_count,struct drm_display_mode ** modes,struct drm_client_offset * offsets,bool * enabled,int width,int height) argument
565 drm_client_firmware_config(struct drm_client_dev * client,struct drm_connector ** connectors,unsigned int connector_count,struct drm_crtc ** crtcs,struct drm_display_mode ** modes,struct drm_client_offset * offsets,bool * enabled,int width,int height) argument
[all...] |
| H A D | drm_ioc32.c | 884 u32 offsets[4]; member in struct:drm_mode_fb_cmd232
|
| /src/sys/external/bsd/drm2/dist/drm/i915/gem/ |
| H A D | i915_gem_object_types.h | 146 struct i915_mmap_offset *offsets[I915_MMAP_NTYPES]; member in struct:drm_i915_gem_object::__anon05893e530308
148 struct rb_root offsets; member in struct:drm_i915_gem_object::__anon05893e530308
|
| /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce120/ |
| H A D | amdgpu_dce120_timing_generator.c | 1250 dce120_timing_generator_construct(struct dce110_timing_generator * tg110,struct dc_context * ctx,uint32_t instance,const struct dce110_timing_generator_offsets * offsets) argument
[all...] |
| H A D | amdgpu_dce120_resource.c | 574 dce120_timing_generator_create(struct dc_context * ctx,uint32_t instance,const struct dce110_timing_generator_offsets * offsets) argument
|
| /src/games/rogue/ |
| H A D | level.c | 540 static short offsets[4] = {-1, 1, 3, -3}; local in function:fill_it
595 recursive_deadend(short rn, const short *offsets, short srow, short scol) argument
[all...] |
| /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce100/ |
| H A D | amdgpu_dce100_resource.c | 456 dce100_timing_generator_create(struct dc_context * ctx,uint32_t instance,const struct dce110_timing_generator_offsets * offsets) argument
|
| /src/sys/external/bsd/drm2/dist/drm/vmwgfx/ |
| H A D | vmwgfx_binding.c | 147 const size_t *offsets; member in struct:vmw_binding_info
[all...] |
| /src/sys/dev/usb/ |
| H A D | if_bwfm_usb.c | 152 uint32_t offsets[TRX_MAX_OFFSET];/* Offsets of partitions from start of member in struct:trx_header
|