HomeSort by: relevance | last modified time | path
    Searched refs:cmu (Results 1 - 12 of 12) sorted by relevancy

  /src/usr.sbin/altq/altqd/altq.conf.samples/
hfsc.share 12 # CMU: 45% 15Mbps
15 class hfsc pvc0 cmu root grate 15M pshare 45
18 # CMU bandwidth share guaranteed rate
22 class hfsc pvc0 cmu_other cmu grate 10M pshare 20
24 class hfsc pvc0 cmu_cs cmu grate 5M pshare 20
  /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
exynos3250.dtsi 69 clocks = <&cmu CLK_ARM_CLK>;
92 clocks = <&cmu CLK_ARM_CLK>;
179 clocks = <&cmu CLK_FIN_PLL>;
224 cmu: clock-controller@10030000 { label
225 compatible = "samsung,exynos3250-cmu";
228 assigned-clocks = <&cmu CLK_MOUT_ACLK_400_MCUISP_SUB>,
229 <&cmu CLK_MOUT_ACLK_266_SUB>;
230 assigned-clock-parents = <&cmu CLK_FIN_PLL>,
231 <&cmu CLK_FIN_PLL>;
235 compatible = "samsung,exynos3250-cmu-dmc"
    [all...]
owl-s500.dtsi 8 #include <dt-bindings/clock/actions,s500-cmu.h>
136 clocks = <&cmu CLK_UART0>;
144 clocks = <&cmu CLK_UART1>;
152 clocks = <&cmu CLK_UART2>;
160 clocks = <&cmu CLK_UART3>;
168 clocks = <&cmu CLK_UART4>;
176 clocks = <&cmu CLK_UART5>;
184 clocks = <&cmu CLK_UART6>;
188 cmu: clock-controller@b0160000 { label
189 compatible = "actions,s500-cmu";
    [all...]
exynos3250-artik5.dtsi 54 assigned-clocks = <&cmu CLK_SCLK_TSADC>;
58 &cmu {
398 clocks = <&cmu CLK_RTC>, <&s2mps14_osc S2MPS11_CLK_AP>;
404 assigned-clocks = <&cmu CLK_SCLK_UART0>;
exynos3250-monk.dts 141 assigned-clocks = <&cmu CLK_SCLK_TSADC>;
167 &cmu {
457 assigned-clocks = <&cmu CLK_SCLK_UART0>;
472 clocks = <&cmu CLK_RTC>, <&s2mps14_osc S2MPS11_CLK_AP>;
exynos3250-rinato.dts 141 assigned-clocks = <&cmu CLK_SCLK_TSADC>;
208 &cmu {
666 assigned-clocks = <&cmu CLK_SCLK_UART0>;
690 clocks = <&cmu CLK_RTC>, <&s2mps14_osc S2MPS11_CLK_AP>;
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/actions/
s900.dtsi 6 #include <dt-bindings/clock/actions,s900-cmu.h>
125 clocks = <&cmu CLK_UART0>;
133 clocks = <&cmu CLK_UART1>;
141 clocks = <&cmu CLK_UART2>;
149 clocks = <&cmu CLK_UART3>;
157 clocks = <&cmu CLK_UART4>;
165 clocks = <&cmu CLK_UART5>;
173 clocks = <&cmu CLK_UART6>;
184 cmu: clock-controller@e0160000 { label
185 compatible = "actions,s900-cmu";
    [all...]
s700.dtsi 6 #include <dt-bindings/clock/actions,s700-cmu.h>
119 clocks = <&cmu CLK_UART0>;
127 clocks = <&cmu CLK_UART1>;
135 clocks = <&cmu CLK_UART2>;
143 clocks = <&cmu CLK_UART3>;
151 clocks = <&cmu CLK_UART4>;
159 clocks = <&cmu CLK_UART5>;
167 clocks = <&cmu CLK_UART6>;
172 cmu: clock-controller@e0168000 { label
173 compatible = "actions,s700-cmu";
    [all...]
  /src/sys/arch/hpcmips/vr/
vripif.h 110 #define vrip_register_cmu(vc, cmu) \
111 ((*(vc)->vc_register_cmu)((vc), (cmu)))
vrc4173bcu.c 144 bus_space_handle_t sc_cmuh; /* I/O handle for CMU. */
315 * Map I/O space for CMU.
319 printf(": can't map CMU i/o space\n");
679 printf("cmu register(enter):");
688 printf("cmu register(exit) :");
695 __vrc4173bcu_register_cmu(vrip_chipset_tag_t vc, vrcmu_chipset_tag_t cmu)
697 vc->vc_cc = cmu;
vrip.c 244 * GIU CMU DMAAU DCU interface interface is used by other system
525 __vrip_register_cmu(vrip_chipset_tag_t vc, vrcmu_chipset_tag_t cmu)
529 sc->sc_chipset.vc_cc = cmu;
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/exynos/
exynos5433.dtsi 373 compatible = "samsung,exynos5433-cmu-top";
388 compatible = "samsung,exynos5433-cmu-cpif";
397 compatible = "samsung,exynos5433-cmu-mif";
408 compatible = "samsung,exynos5433-cmu-peric";
414 compatible = "samsung,exynos5433-cmu-peris";
420 compatible = "samsung,exynos5433-cmu-fsys";
447 compatible = "samsung,exynos5433-cmu-g2d";
461 compatible = "samsung,exynos5433-cmu-disp";
487 compatible = "samsung,exynos5433-cmu-aud";
496 compatible = "samsung,exynos5433-cmu-bus0"
    [all...]

Completed in 52 milliseconds