HomeSort by: relevance | last modified time | path
    Searched refs:MaskImm (Results 1 - 2 of 2) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64ISelDAGToDAG.cpp 1894 // Value2 = AND Value, MaskImm
1897 // with MaskImm >> ShiftImm to search for the bit width.
2448 // Generate a BFI/BFXIL from 'or (and X, MaskImm), OrImm' iff the value being
2469 uint64_t MaskImm;
2473 !isOpcWithIntImmediate(And.getNode(), ISD::AND, MaskImm))
2826 uint64_t MaskImm;
2827 if (!isOpcWithIntImmediate(ShiftAmt.getNode(), ISD::AND, MaskImm) &&
2828 !isOpcWithIntImmediate(ShiftAmt.getNode(), AArch64ISD::ANDS, MaskImm))
2831 if (countTrailingOnes(MaskImm) < Bits)
  /src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
MipsISelLowering.cpp 1776 int64_t MaskImm = (Size == 1) ? 255 : 65535;
1792 .addReg(Mips::ZERO).addImm(MaskImm);
1963 int64_t MaskImm = (Size == 1) ? 255 : 65535;
1979 .addReg(Mips::ZERO).addImm(MaskImm);
1984 .addReg(CmpVal).addImm(MaskImm);
1988 .addReg(NewVal).addImm(MaskImm);

Completed in 93 milliseconds