Searched refs:AVIVO_VGA25_PPLL_FB_DIV (Results 1 - 3 of 3) sorted by relevance

/xsrc/external/mit/xf86-video-ati/dist/src/
H A Dradeon_driver.c4947 state->vga25_ppll.fb_div = INREG(AVIVO_VGA25_PPLL_FB_DIV);
5364 OUTREG(AVIVO_VGA25_PPLL_FB_DIV, state->vga25_ppll.fb_div);
H A Dradeon_reg.h3567 #define AVIVO_VGA25_PPLL_FB_DIV 0x0378 macro
/xsrc/external/mit/xf86-video-ati-kms/dist/src/
H A Dradeon_reg.h3567 #define AVIVO_VGA25_PPLL_FB_DIV 0x0378 macro

Completed in 52 milliseconds