Searched refs:AVIVO_VGA25_PPLL_POST_DIV_SRC (Results 1 - 3 of 3) sorted by relevance

/xsrc/external/mit/xf86-video-ati/dist/src/
H A Dradeon_driver.c4948 state->vga25_ppll.post_div_src = INREG(AVIVO_VGA25_PPLL_POST_DIV_SRC);
5365 OUTREG(AVIVO_VGA25_PPLL_POST_DIV_SRC, state->vga25_ppll.post_div_src);
H A Dradeon_reg.h3570 #define AVIVO_VGA25_PPLL_POST_DIV_SRC 0x0384 macro
/xsrc/external/mit/xf86-video-ati-kms/dist/src/
H A Dradeon_reg.h3570 #define AVIVO_VGA25_PPLL_POST_DIV_SRC 0x0384 macro

Completed in 90 milliseconds