Searched refs:Assert (Results 1 - 22 of 22) sorted by relevance

/xsrc/external/mit/xf86-video-vboxvideo/dist/src/
H A DVBVABase.c167 Assert(!pCtx->fHwBufferOverflow);
168 Assert(pCtx->pRecord == NULL);
211 Assert(pCtx->pVBVA);
214 Assert(pRecord && (pRecord->cbRecord & VBVA_F_RECORD_PARTIAL));
293 Assert(pVBVA);
300 Assert(pVBVA->indexRecordFirst != pVBVA->indexRecordFree);
303 Assert(pRecord && (pRecord->cbRecord & VBVA_F_RECORD_PARTIAL));
333 Assert(false);
341 Assert(cbChunk <= cb);
342 Assert(cbChun
[all...]
H A DHGSMIBuffers.c107 Assert(offBuffer != HGSMIOFFSET_VOID);
H A DVBoxVideoIPRT.h110 # define Assert assert macro
120 # define Assert(expr) do { } while(0)
H A DHGSMICommon.c42 #define HGSMI_STRICT_ASSERT(expr) Assert(expr)
/xsrc/external/mit/freetype/dist/src/gzip/
H A Dzutil.h189 # define Assert(cond,msg) {if(!(cond)) z_error(msg);} macro
196 # define Assert(cond,msg) macro
H A Dzutil.c126 Assert(0, "zcfree: ptr not found");
H A Dinfcodes.c222 Assert(k < 16, "inflate_codes grabbed too many bytes")
/xsrc/external/mit/MesaLib/dist/docs/relnotes/
H A D12.0.6.rst81 - anv/image: Assert that the image format is actually supported
H A D7.9.2.rst106 Assert in \_tnl_import_array() when using GLfixed vertex datatypes
H A D7.10.1.rst106 Assert in \_tnl_import_array() when using GLfixed vertex datatypes
H A D21.3.0.rst279 - asahi: Assert texture layer is nonzero
300 - pan/va: Assert no instructions are duplicated
444 - pan/bi: Assert l != NULL in bi_ra
452 - panfrost: Assert ASTC/AFBC are not used on v4
1405 - freedreno: Assert to check for the previous regression.
2057 - vulkan/log: Assert if the driver logs a client-invisible object
2347 - glsl: Assert that lower_blend_equation_advanced is only called for FS
4234 - aco/tests: Assert that the requested IR is actually provided
H A D21.2.0.rst770 - panfrost: Assert alignment of indirect records
788 - pan/mdg: Assert scheduled instructions are reasonable
981 - panfrost: Assert that injected jobs are for blits
2013 - u_format: Assert that array formats don't include BE swizzles.
2444 - intel/fs/xehp: Assert that the compiler is sending all 3 coords for cubemaps.
2742 - panfrost: Assert staging resource allocation was successful
2991 - isl: Assert some iris invariants in isl_surf_get_ccs_surf
3245 - iris: Assert on mapping a tiled buffer without MAP_RAW
5012 - radv: Assert that there is no GS copy shader when the pipeline has NGG.
H A D19.0.0.rst1107 - Revert "nir/builder: Assert that intN_t immediates fit"
1232 - nir/builder: Assert that intN_t immediates fit
1267 - intel/blorp: Assert that we don't re-layout a compressed surface
H A D20.1.0.rst573 - pan/bi: Assert out i16 related converts for now
707 - pan/bi: Assert out multiple textures
709 - panfrost: Assert on unimplemented fragcoord etc
2448 - nir: Assert memory loads are aligned
2508 - anv: Assert surface states are valid
H A D21.1.0.rst153 - d3d12: Assert failures & crashes on latest master
570 - pan/mdg: Assert on bad 64-bit swizzle in disassembly
593 - panfrost: Assert on indirect compute shaders
1711 - gallium/tgsi: Assert that we don't see integer abs modifiers.
1888 - freedreno: Assert that TF prims generated can ignore active_queries.
2421 - panfrost: Assert on sysval overflow
4599 - blorp: Assert 8x4 alignment for a HiZ op on Gen8-9
H A D19.1.0.rst936 - intel/fs: Assert when brw_fs_nir sees a nir_deref_instr
1070 - i965: Assert the execobject handles match for this device
1485 - v3d: Assert that we do request the normal texturing return data.
3224 - iris: Assert about blits with color masking
H A D20.3.0.rst2665 - nir/lower_explicit_io: Assert that compute address sizes match derefs
2818 - nir/lower_io: Assert non-zero power-of-two alignments
2819 - compiler/types: Assert non-zero alignments in get_explicit_type_for_size_align
3601 - intel/fs: Assert if lower_source_modifiers converts 32x16 to 32x32 multiplication
4537 - aco: Assert that workgroup barriers are not used inappropriately.
H A D19.3.0.rst737 - ac/nir: Assert GS input index is constant
2643 - intel/blorp: Assert against HiZ in surface states
H A D21.0.0.rst432 - pan/bi: Assert immediate indices fit
1096 - turnip: Assert about the storage buffer offset alignment.
H A D20.2.0.rst2320 - i965: Assert that blorp always handles color blits
2573 - nir: Assert that nir_lower_io is only called with allowed modes
H A D7.10.rst1219 - i965: Assert out on gen6 VS constant buffer reads that hang the GPU
/xsrc/external/mit/MesaLib/dist/
H A D.pick_status.json1678 "description": "pan/mdg: Assert that we don't see unknown jumps",
3406 "description": "vulkan/queue: Assert command buffers have the right queue family",
4279 "description": "intel/fs: Assert that old pull-const code is not used if devinfo->has_lsc",
5206 "description": "blorp: Assert that blorp_copy() on the blitter can handle it",
10030 "description": "intel/fs: Assert the GPU supports 64bit ops if present at lower_scoreboard time.",
14944 "description": "mesa/st: Assert that NIR drivers that support tess use tess levels as inputs",
16492 "description": "ir3: Assert that we cannot have enough concurrent waves for CS with barrier",
22117 "description": "intel/compiler: Assert that unsupported tg4 offsets were lowered for XeHP",
26176 "description": "blorp: Assert that BLORP_BATCH_PREDICATE_ENABLE isn't set for compute",
[all...]

Completed in 210 milliseconds