Searched refs:CIK_UCONFIG_REG_END (Results 1 - 12 of 12) sorted by relevance

/xsrc/external/mit/MesaLib.old/dist/src/amd/vulkan/
H A Dradv_cs.h101 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END);
118 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END);
/xsrc/external/mit/MesaLib/dist/src/amd/vulkan/
H A Dradv_cs.h134 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END);
144 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END);
162 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END);
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/r600/
H A Dr600d_common.h34 #define CIK_UCONFIG_REG_END 0x00038000 macro
H A Dr600_cs.h186 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END);
202 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END);
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/r600/
H A Dr600d_common.h34 #define CIK_UCONFIG_REG_END 0x00038000 macro
H A Dr600_cs.h186 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END);
202 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END);
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/radeonsi/
H A Dsi_build_pm4.h90 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END);
107 assert(reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END);
H A Dsi_pm4.c66 } else if (reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END) {
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/radeonsi/
H A Dsi_pm4.c69 } else if (reg >= CIK_UCONFIG_REG_OFFSET && reg < CIK_UCONFIG_REG_END) {
H A Dsi_build_pm4.h127 assert((reg) >= CIK_UCONFIG_REG_OFFSET && (reg) < CIK_UCONFIG_REG_END); \
144 assert((reg) >= CIK_UCONFIG_REG_OFFSET && (reg) < CIK_UCONFIG_REG_END); \
/xsrc/external/mit/MesaLib/dist/src/amd/common/
H A Dsid.h37 #define CIK_UCONFIG_REG_END 0x00040000 macro
44 #define SI_UCONFIG_REG_SPACE_SIZE (CIK_UCONFIG_REG_END - CIK_UCONFIG_REG_OFFSET)
/xsrc/external/mit/MesaLib.old/dist/src/amd/common/
H A Dsid.h35 #define CIK_UCONFIG_REG_END 0x00038000 macro

Completed in 48 milliseconds