Searched refs:GEN5_SURFACEFORMAT_R32G32B32A32_FLOAT (Results 1 - 6 of 6) sorted by relevance

/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dkgem_debug_gen5.c168 case GEN5_SURFACEFORMAT_R32G32B32A32_FLOAT:
H A Dgen5_render.h565 #define GEN5_SURFACEFORMAT_R32G32B32A32_FLOAT 0x000 macro
H A Dgen5_render.c968 (GEN5_SURFACEFORMAT_R32G32B32A32_FLOAT << VE0_FORMAT_SHIFT) |
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dkgem_debug_gen5.c168 case GEN5_SURFACEFORMAT_R32G32B32A32_FLOAT:
H A Dgen5_render.h565 #define GEN5_SURFACEFORMAT_R32G32B32A32_FLOAT 0x000 macro
H A Dgen5_render.c931 (GEN5_SURFACEFORMAT_R32G32B32A32_FLOAT << VE0_FORMAT_SHIFT) |

Completed in 24 milliseconds