Searched refs:GEN6_PIPE_CONTROL_WRITE_TIME (Results 1 - 4 of 4) sorted by relevance

/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen6_render.h452 #define GEN6_PIPE_CONTROL_WRITE_TIME (3 << 14) macro
H A Dgen6_render.c783 OUT_BATCH(GEN6_PIPE_CONTROL_WRITE_TIME);
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen6_render.h452 #define GEN6_PIPE_CONTROL_WRITE_TIME (3 << 14) macro
H A Dgen6_render.c749 OUT_BATCH(GEN6_PIPE_CONTROL_WRITE_TIME);

Completed in 18 milliseconds