Searched refs:MEDIA_VFE_STATE (Results 1 - 21 of 21) sorted by relevance

/xsrc/external/mit/MesaLib/dist/docs/relnotes/
H A D19.1.5.rst53 - i965: Emit a dummy MEDIA_VFE_STATE before switching from GPGPU to 3D
71 - anv: Emit a dummy MEDIA_VFE_STATE before switching from GPGPU to 3D
H A D19.0.3.rst76 - anv/pipeline: Fix MEDIA_VFE_STATE::PerThreadScratchSpace on gen7
H A D21.1.6.rst93 - iris: Re-emit MEDIA_VFE_STATE for variable group size shaders
H A D17.3.7.rst216 - i965: Emit CS stall before MEDIA_VFE_STATE.
H A D19.1.0.rst2214 - anv/pipeline: Fix MEDIA_VFE_STATE::PerThreadScratchSpace on gen7
H A D21.3.0.rst1917 - iris: Re-emit MEDIA_VFE_STATE for variable group size shaders
H A D21.2.0.rst3030 - iris: Re-emit MEDIA_VFE_STATE for variable group size shaders
/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i965/
H A Dbrw_misc_state.c505 OUT_BATCH(MEDIA_VFE_STATE << 16 | (9 - 2));
H A Dbrw_defines.h1362 #define MEDIA_VFE_STATE 0x7000 macro
H A DgenX_state_upload.c4358 /* The MEDIA_VFE_STATE documentation for Gen8+ says:
4360 * "A stalling PIPE_CONTROL is required before MEDIA_VFE_STATE unless
4370 brw_batch_emit(brw, GENX(MEDIA_VFE_STATE), vfe) {
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i965/
H A Dbrw_misc_state.c504 OUT_BATCH(MEDIA_VFE_STATE << 16 | (9 - 2));
H A Dbrw_defines.h1366 #define MEDIA_VFE_STATE 0x7000 macro
H A DgenX_state_upload.c4288 /* The MEDIA_VFE_STATE documentation for Gfx8+ says:
4290 * "A stalling PIPE_CONTROL is required before MEDIA_VFE_STATE unless
4300 brw_batch_emit(brw, GENX(MEDIA_VFE_STATE), vfe) {
/xsrc/external/mit/MesaLib.old/dist/src/intel/vulkan/
H A DgenX_pipeline.c2072 anv_batch_emit(&pipeline->batch, GENX(MEDIA_VFE_STATE), vfe) {
H A DgenX_cmd_buffer.c3480 /* From the Sky Lake PRM Vol 2a, MEDIA_VFE_STATE:
3482 * "A stalling PIPE_CONTROL is required before MEDIA_VFE_STATE unless
3761 * re-emit MEDIA_VFE_STATE after switching from GPGPU to 3D. However,
3768 anv_batch_emit(&cmd_buffer->batch, GENX(MEDIA_VFE_STATE), vfe) {
/xsrc/external/mit/MesaLib/dist/src/intel/blorp/
H A Dblorp_genX_exec.h2144 /* The MEDIA_VFE_STATE documentation for Gfx8+ says:
2146 * "A stalling PIPE_CONTROL is required before MEDIA_VFE_STATE unless
2159 blorp_emit(batch, GENX(MEDIA_VFE_STATE), vfe) {
/xsrc/external/mit/MesaLib/dist/src/intel/vulkan/
H A DgenX_pipeline.c2652 anv_batch_emit(&pipeline->base.batch, GENX(MEDIA_VFE_STATE), vfe) {
H A DgenX_cmd_buffer.c4738 /* From the Sky Lake PRM Vol 2a, MEDIA_VFE_STATE:
4740 * "A stalling PIPE_CONTROL is required before MEDIA_VFE_STATE unless
5410 * re-emit MEDIA_VFE_STATE after switching from GPGPU to 3D. However,
5415 anv_batch_emit(&cmd_buffer->batch, GENX(MEDIA_VFE_STATE), vfe) {
5422 /* We just emitted a dummy MEDIA_VFE_STATE so now that packet is
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/iris/
H A Diris_state.c5458 /* The MEDIA_VFE_STATE documentation for Gen8+ says:
5460 * "A stalling PIPE_CONTROL is required before MEDIA_VFE_STATE unless
5468 iris_emit_cmd(batch, GENX(MEDIA_VFE_STATE), vfe) {
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/iris/
H A Diris_state.c6984 /* The MEDIA_VFE_STATE documentation for Gfx8+ says:
6986 * "A stalling PIPE_CONTROL is required before MEDIA_VFE_STATE unless
6993 "workaround: stall before MEDIA_VFE_STATE",
6996 iris_emit_cmd(batch, GENX(MEDIA_VFE_STATE), vfe) {
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/crocus/
H A Dcrocus_state.c8071 /* The MEDIA_VFE_STATE documentation for Gen8+ says:
8073 * "A stalling PIPE_CONTROL is required before MEDIA_VFE_STATE unless
8080 "workaround: stall before MEDIA_VFE_STATE",
8083 crocus_emit_cmd(batch, GENX(MEDIA_VFE_STATE), vfe) {

Completed in 113 milliseconds