Searched refs:OP_PFETCH (Results 1 - 25 of 27) sorted by relevance
12
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/nouveau/codegen/ |
| H A D | nv50_ir_target_gm107.cpp | 162 case OP_PFETCH: 327 case OP_PFETCH:
|
| H A D | nv50_ir_lowering_gm107.cpp | 83 case OP_PFETCH: 348 case OP_PFETCH:
|
| H A D | nv50_ir_lowering_nv50.cpp | 316 if (i->op != OP_PFETCH && i->op != OP_BAR && 418 if (i->op == OP_PFETCH) 1353 bld.mkOp2v(OP_PFETCH, TYPE_U32, val, imm, ptr); 1441 case OP_PFETCH:
|
| H A D | nv50_ir.h | 112 OP_PFETCH, // fetch base address of vertex src0 (immediate) [+ src1] enumerator in enum:nv50_ir::operation
|
| H A D | nv50_ir_peephole.cpp | 268 if (i->op == OP_PFETCH) // pfetch expects arg1 to be a reg 704 case OP_PFETCH: 759 case OP_PFETCH:
|
| H A D | nv50_ir_lowering_nvc0.cpp | 862 if (i->op != OP_MOV && i->op != OP_PFETCH) 2866 vtx = bld.mkOp1v(OP_PFETCH, TYPE_U32, bld.getSSA(), bld.mkImm(0));
|
| H A D | nv50_ir_emit_gk110.cpp | 2536 case OP_PFETCH:
|
| H A D | nv50_ir_emit_nv50.cpp | 1875 case OP_PFETCH:
|
| H A D | nv50_ir_emit_gm107.cpp | 3606 case OP_PFETCH:
|
| H A D | nv50_ir_emit_nvc0.cpp | 2709 case OP_PFETCH:
|
| H A D | nv50_ir_from_nir.cpp | 2212 Value *vtxBase = mkOp2v(OP_PFETCH, TYPE_U32, getSSA(4, FILE_ADDRESS),
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/nouveau/codegen/ |
| H A D | nv50_ir_target_gm107.cpp | 162 case OP_PFETCH: 327 case OP_PFETCH:
|
| H A D | nv50_ir_lowering_gm107.cpp | 101 case OP_PFETCH: 366 case OP_PFETCH:
|
| H A D | nv50_ir_lowering_gv100.cpp | 312 case OP_PFETCH:
|
| H A D | nv50_ir.h | 114 OP_PFETCH, // fetch base address of vertex src0 (immediate) [+ src1] enumerator in enum:nv50_ir::operation
|
| H A D | nv50_ir_lowering_nv50.cpp | 339 if (i->op != OP_PFETCH && i->op != OP_BAR && 441 if (i->op == OP_PFETCH) 2150 bld.mkOp2v(OP_PFETCH, TYPE_U32, val, imm, ptr); 2253 case OP_PFETCH:
|
| H A D | nv50_ir_target_gv100.cpp | 331 case OP_PFETCH: return &opInfo_ISBERD;
|
| H A D | nv50_ir_peephole.cpp | 268 if (i->op == OP_PFETCH) // pfetch expects arg1 to be a reg 720 case OP_PFETCH: 775 case OP_PFETCH:
|
| H A D | nv50_ir_emit_gv100.cpp | 1903 case OP_PFETCH:
|
| H A D | nv50_ir_emit_gk110.cpp | 2543 case OP_PFETCH:
|
| H A D | nv50_ir_emit_nv50.cpp | 1962 case OP_PFETCH:
|
| H A D | nv50_ir_lowering_nvc0.cpp | 870 if (i->op != OP_MOV && i->op != OP_PFETCH) 3080 vtx = bld.mkOp1v(OP_PFETCH, TYPE_U32, bld.getSSA(), bld.mkImm(0));
|
| H A D | nv50_ir_emit_gm107.cpp | 3679 case OP_PFETCH:
|
| H A D | nv50_ir_emit_nvc0.cpp | 2716 case OP_PFETCH:
|
| H A D | nv50_ir_from_nir.cpp | 1949 Value *vtxBase = mkOp2v(OP_PFETCH, TYPE_U32, getSSA(4, FILE_ADDRESS),
|
Completed in 70 milliseconds
12