Searched refs:RADEON_PPLL_FB3_DIV_MASK (Results 1 - 5 of 5) sorted by relevance

/xsrc/external/mit/xf86-video-ati/dist/src/
H A Dlegacy_crtc.c315 restore->ppll_div_3 & RADEON_PPLL_FB3_DIV_MASK);
326 (RADEON_PPLL_POST3_DIV_MASK | RADEON_PPLL_FB3_DIV_MASK)))) {
380 ~RADEON_PPLL_FB3_DIV_MASK);
407 restore->ppll_div_3 & RADEON_PPLL_FB3_DIV_MASK,
615 save->ppll_div_3 & RADEON_PPLL_FB3_DIV_MASK,
H A Dradeon_reg.h1463 # define RADEON_PPLL_FB3_DIV_MASK 0x07ff macro
/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/radeon/server/
H A Dradeon_reg.h981 # define RADEON_PPLL_FB3_DIV_MASK 0x07ff macro
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/radeon/server/
H A Dradeon_reg.h981 # define RADEON_PPLL_FB3_DIV_MASK 0x07ff macro
/xsrc/external/mit/xf86-video-ati-kms/dist/src/
H A Dradeon_reg.h1463 # define RADEON_PPLL_FB3_DIV_MASK 0x07ff macro

Completed in 102 milliseconds