Searched refs:RADEON_TCL_BYPASS (Results 1 - 12 of 12) sorted by relevance

/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/radeon/
H A Dradeon_blit.c97 OUT_BATCH_REGVAL(RADEON_SE_CNTL_STATUS, RADEON_TCL_BYPASS);
H A Dradeon_state_init.c753 rmesa->hw.set.cmd[SET_SE_CNTL_STATUS] |= RADEON_TCL_BYPASS;
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/radeon/
H A Dradeon_blit.c88 OUT_BATCH_REGVAL(RADEON_SE_CNTL_STATUS, RADEON_TCL_BYPASS);
H A Dradeon_state_init.c753 rmesa->hw.set.cmd[SET_SE_CNTL_STATUS] |= RADEON_TCL_BYPASS;
/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/r200/
H A Dr200_blit.c103 OUT_BATCH_REGVAL(R200_SE_VAP_CNTL_STATUS, RADEON_TCL_BYPASS);
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/r200/
H A Dr200_blit.c91 OUT_BATCH_REGVAL(R200_SE_VAP_CNTL_STATUS, RADEON_TCL_BYPASS);
/xsrc/external/mit/xf86-video-ati/dist/src/
H A Dradeon_commonfuncs.c781 OUT_ACCEL_REG(R200_SE_VAP_CNTL_STATUS, RADEON_TCL_BYPASS);
810 OUT_ACCEL_REG(RADEON_SE_CNTL_STATUS, RADEON_TCL_BYPASS);
H A Dradeon_reg.h2332 # define RADEON_TCL_BYPASS (1 << 8) macro
/xsrc/external/mit/xf86-video-ati-kms/dist/src/
H A Dradeon_accel.c879 OUT_RING_REG(R200_SE_VAP_CNTL_STATUS, RADEON_TCL_BYPASS);
908 OUT_RING_REG(RADEON_SE_CNTL_STATUS, RADEON_TCL_BYPASS);
H A Dradeon_reg.h2332 # define RADEON_TCL_BYPASS (1 << 8) macro
/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/radeon/server/
H A Dradeon_reg.h1735 # define RADEON_TCL_BYPASS (1 << 8) macro
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/radeon/server/
H A Dradeon_reg.h1735 # define RADEON_TCL_BYPASS (1 << 8) macro

Completed in 62 milliseconds