Searched refs:RADEON_VIPH_CONTROL (Results 1 - 7 of 7) sorted by relevance

/xsrc/external/mit/xf86-video-ati/dist/src/
H A Dradeon_vip.c64 return (INREG(RADEON_VIPH_CONTROL) & 0x2000) ? VIP_BUSY : VIP_RESET;
67 return (INREG(RADEON_VIPH_CONTROL) & 0x2000) ? VIP_BUSY : VIP_IDLE ;
329 OUTREG(RADEON_VIPH_CONTROL, 0x003F0009); /* slowest, timeout in 16 phases */
336 OUTREG(RADEON_VIPH_CONTROL, 0x003F000D); /* slowest, timeout in 16 phases */
343 OUTREG(RADEON_VIPH_CONTROL, 0x003F0004); /* slowest, timeout in 16 phases */
H A Dradeon_bios.c110 uint32_t viph_control = INREG(RADEON_VIPH_CONTROL);
120 OUTREG(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN));
158 OUTREG(RADEON_VIPH_CONTROL, viph_control);
165 uint32_t viph_control = INREG(RADEON_VIPH_CONTROL);
179 OUTREG(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN));
210 OUTREG(RADEON_VIPH_CONTROL, viph_control);
225 uint32_t viph_control = INREG(RADEON_VIPH_CONTROL);
242 OUTREG(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN));
258 OUTREG(RADEON_VIPH_CONTROL, viph_control);
269 uint32_t viph_control = INREG(RADEON_VIPH_CONTROL);
[all...]
H A Dlegacy_crtc.c76 OUTREG(RADEON_VIPH_CONTROL, restore->viph_control);
509 save->viph_control = INREG(RADEON_VIPH_CONTROL);
H A Dradeon_reg.h1688 #define RADEON_VIPH_CONTROL 0x0c40 macro
/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/radeon/server/
H A Dradeon_reg.h1122 #define RADEON_VIPH_CONTROL 0x0c40 /* ? */ macro
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/radeon/server/
H A Dradeon_reg.h1122 #define RADEON_VIPH_CONTROL 0x0c40 /* ? */ macro
/xsrc/external/mit/xf86-video-ati-kms/dist/src/
H A Dradeon_reg.h1688 #define RADEON_VIPH_CONTROL 0x0c40 macro

Completed in 65 milliseconds