Searched refs:STENCILOP_INCR (Results 1 - 25 of 44) sorted by relevance

12

/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i915/
H A Dintel_state.c105 return STENCILOP_INCR;
H A Dintel_context.h379 #define STENCILOP_INCR 0x5 macro
H A Di830_state.c123 fop = STENCILOP_INCR;
151 dfop = STENCILOP_INCR;
179 dpop = STENCILOP_INCR;
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i915/
H A Dintel_state.c105 return STENCILOP_INCR;
H A Dintel_context.h379 #define STENCILOP_INCR 0x5 macro
H A Di830_state.c123 fop = STENCILOP_INCR;
151 dfop = STENCILOP_INCR;
179 dpop = STENCILOP_INCR;
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/i915/
H A Di915_state_inlines.h102 return STENCILOP_INCR;
H A Di915_reg.h941 #define STENCILOP_INCR 0x5 macro
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/i915/
H A Di915_state_inlines.h101 return STENCILOP_INCR;
H A Di915_reg.h907 #define STENCILOP_INCR 0x5 macro
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/swr/
H A Dswr_state.h174 return STENCILOP_INCR;
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/swr/
H A Dswr_state.h197 return STENCILOP_INCR;
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/swr/rasterizer/core/core/
H A Ddepthstencil.h62 case STENCILOP_INCR:
H A Dstate.h472 STENCILOP_INCR, enumerator in enum:SWR_STENCILOP
/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen8_render.h477 #define STENCILOP_INCR 5 macro
H A Dgen9_render.h486 #define STENCILOP_INCR 5 macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen8_render.h476 #define STENCILOP_INCR 5 macro
/xsrc/external/mit/MesaLib.old/dist/src/intel/vulkan/
H A DgenX_pipeline.c681 [VK_STENCIL_OP_INCREMENT_AND_WRAP] = STENCILOP_INCR,
/xsrc/external/mit/MesaLib.old/src/intel/genxml/
H A Dgen45_pack.h259 STENCILOP_INCR = 5, enumerator in enum:GEN45_3D_Stencil_Operation
H A Dgen4_pack.h259 STENCILOP_INCR = 5, enumerator in enum:GEN4_3D_Stencil_Operation
H A Dgen5_pack.h259 STENCILOP_INCR = 5, enumerator in enum:GEN5_3D_Stencil_Operation
/xsrc/external/mit/MesaLib/src/intel/genxml/
H A Dgen45_pack.h275 STENCILOP_INCR = 5, enumerator in enum:GFX45_3D_Stencil_Operation
H A Dgen4_pack.h275 STENCILOP_INCR = 5, enumerator in enum:GFX4_3D_Stencil_Operation
H A Dgen5_pack.h275 STENCILOP_INCR = 5, enumerator in enum:GFX5_3D_Stencil_Operation
/xsrc/external/mit/MesaLib/dist/src/intel/vulkan/
H A DgenX_pipeline.c938 [VK_STENCIL_OP_INCREMENT_AND_WRAP] = STENCILOP_INCR,

Completed in 70 milliseconds

12