Searched refs:TYPE_F32 (Results 1 - 25 of 54) sorted by relevance

123

/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/nouveau/codegen/
H A Dnv50_ir_from_common.cpp87 TYPE_F32, info->io.ucpBase + i * 16 + c * 4);
88 Value *ucp = mkLoadv(TYPE_F32, sym, NULL);
90 res[i] = mkOp2v(OP_MUL, TYPE_F32, getScratch(), clipVtx[c], ucp);
92 mkOp3(OP_MAD, TYPE_F32, res[i], clipVtx[c], ucp, res[i]);
102 mkSymbol(FILE_SHADER_OUTPUT, 0, TYPE_F32, info->out[n].slot[c] * 4);
103 mkStore(OP_EXPORT, TYPE_F32, sym, NULL, res[i]);
H A Dnv50_ir_lowering_gm107.cpp127 bld.mkOp3(OP_SHFL, TYPE_F32, arr, i->getSrc(0), lane, quad);
129 bld.mkOp3(OP_SHFL, TYPE_F32, shadow, i->getSrc(array + dim + indirect), lane, quad);
134 bld.mkOp3(OP_SHFL, TYPE_F32, crd[c], i->getSrc(c + array), lane, quad);
139 bld.mkOp3(OP_SHFL, TYPE_F32, tmp, i->dPdx[c].get(), lane, quad);
140 add = bld.mkOp2(OP_QUADOP, TYPE_F32, crd[c], tmp, crd[c]);
147 bld.mkOp3(OP_SHFL, TYPE_F32, tmp, i->dPdy[c].get(), lane, quad);
148 add = bld.mkOp2(OP_QUADOP, TYPE_F32, crd[c], tmp, crd[c]);
156 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), crd[c]);
158 bld.mkOp2(OP_MAX, TYPE_F32, val, src[0], src[1]);
159 bld.mkOp2(OP_MAX, TYPE_F32, va
[all...]
H A Dnv50_ir_lowering_nv50.cpp499 bld.mkCvt(OP_CVT, TYPE_F32, af, ty, div->getSrc(0));
500 bld.mkCvt(OP_CVT, TYPE_F32, bf, ty, div->getSrc(1));
514 bf = bld.mkOp1v(OP_RCP, TYPE_F32, bld.getSSA(), bf);
517 bld.mkOp2(OP_MUL, TYPE_F32, (qf = bld.getSSA()), af, bf)->rnd = ROUND_Z;
518 bld.mkCvt(OP_CVT, ty, (q0 = bld.getSSA()), TYPE_F32, qf)->rnd = ROUND_Z;
525 bld.mkCvt(OP_CVT, TYPE_F32, (aR = bld.getSSA()), TYPE_U32, aRf);
527 bld.mkOp2(OP_MUL, TYPE_F32, (qRf = bld.getSSA()), aR, bf)->rnd = ROUND_Z;
528 bld.mkCvt(OP_CVT, TYPE_U32, (qR = bld.getSSA()), TYPE_F32, qRf)
734 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), i->getSrc(c));
736 bld.mkOp2(OP_MAX, TYPE_F32, va
[all...]
H A Dnv50_ir_from_tgsi.cpp692 return nv50_ir::TYPE_F32;
725 return nv50_ir::TYPE_F32;
1860 Instruction *insn = new_Instruction(func, op, TYPE_F32);
2221 mkOp2(OP_MUL, TYPE_F32, dotp, src0, src1)
2227 mkOp3(OP_MAD, TYPE_F32, dotp, src0, src1, dotp)
2314 proj = mkOp1v(OP_RCP, TYPE_F32, getSSA(), proj);
2331 proj = mkOp1v(OP_RCP, TYPE_F32, getSSA(), fetchSrc(0, 3));
2335 dst[c] = mkOp2v(OP_MUL, TYPE_F32, getSSA(), src[c], proj);
2483 Value *x = mkOp1v(OP_RDSV, TYPE_F32, getScratch(), mkSysVal(SV_POSITION, 0));
2484 Value *y = mkOp1v(OP_RDSV, TYPE_F32, getScratc
[all...]
H A Dnv50_ir_target_nvc0.cpp229 opInfo[i].srcTypes = 1 << (int)TYPE_F32;
230 opInfo[i].dstTypes = 1 << (int)TYPE_F32;
400 case TYPE_F32:
423 if (i->op == OP_ADD && i->sType == TYPE_F32) {
492 if (insn->sType != TYPE_F32)
540 if (insn->op == OP_ADD && insn->sType == TYPE_F32) {
546 return insn->dType == TYPE_F32;
582 if (i->op == OP_MUL && i->dType != TYPE_F32)
609 if (i->dType == TYPE_F32) {
699 return (a->dType == TYPE_F32 ||
[all...]
H A Dnv50_ir_lowering_nvc0.cpp145 i->setType(TYPE_F32);
157 assert(i->sType == TYPE_F32);
327 if (i->sType == TYPE_F32 && prog->getType() != Program::TYPE_COMPUTE)
333 if (i->sType != TYPE_F32)
931 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), i->getSrc(c));
933 bld.mkOp2(OP_MAX, TYPE_F32, val, src[0], src[1]);
934 bld.mkOp2(OP_MAX, TYPE_F32, val, src[2], val);
935 bld.mkOp1(OP_RCP, TYPE_F32, val, val);
937 i->setSrc(c, bld.mkOp2v(OP_MUL, TYPE_F32, bld.getSSA(),
1014 DataType sTy = (i->op == OP_TXF) ? TYPE_U32 : TYPE_F32;
[all...]
H A Dnv50_ir_inlines.h64 case TYPE_F32:
88 case TYPE_F32:
116 return flt ? TYPE_F32 : (sgn ? TYPE_S32 : TYPE_U32);
H A Dnv50_ir_target_nv50.cpp145 opInfo[i].srcTypes = 1 << (int)TYPE_F32;
146 opInfo[i].dstTypes = 1 << (int)TYPE_F32;
481 if (insn->sType != TYPE_F32)
509 if (insn->dType != TYPE_F32)
542 if (i->dType == TYPE_F32) {
H A Dnv50_ir.cpp338 reg.type = TYPE_F32;
399 case TYPE_F32:
416 case TYPE_F32: return reg.data.u32 & (1 << 31);
452 case TYPE_F32:
467 if (reg.type != TYPE_F32)
597 dType = sType = TYPE_F32;
906 : Instruction(fn, op, TYPE_F32)
1048 : Instruction(fn, op, TYPE_F32)
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/nouveau/codegen/
H A Dnv50_ir_from_common.cpp89 TYPE_F32, info->io.ucpBase + i * 16 + c * 4);
90 Value *ucp = mkLoadv(TYPE_F32, sym, NULL);
92 res[i] = mkOp2v(OP_MUL, TYPE_F32, getScratch(), clipVtx[c], ucp);
94 mkOp3(OP_MAD, TYPE_F32, res[i], clipVtx[c], ucp, res[i]);
104 mkSymbol(FILE_SHADER_OUTPUT, 0, TYPE_F32, info_out->out[n].slot[c] * 4);
105 mkStore(OP_EXPORT, TYPE_F32, sym, NULL, res[i]);
H A Dnv50_ir_lowering_gm107.cpp146 bld.mkOp3(OP_SHFL, TYPE_F32, arr, i->getSrc(0), lane, quad);
148 bld.mkOp3(OP_SHFL, TYPE_F32, shadow, i->getSrc(array + dim + indirect), lane, quad);
153 bld.mkOp3(OP_SHFL, TYPE_F32, crd[c], i->getSrc(c + array), lane, quad);
158 bld.mkOp3(OP_SHFL, TYPE_F32, tmp, i->dPdx[c].get(), lane, quad);
159 add = bld.mkOp2(OP_QUADOP, TYPE_F32, crd[c], tmp, crd[c]);
166 bld.mkOp3(OP_SHFL, TYPE_F32, tmp, i->dPdy[c].get(), lane, quad);
167 add = bld.mkOp2(OP_QUADOP, TYPE_F32, crd[c], tmp, crd[c]);
175 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), crd[c]);
177 bld.mkOp2(OP_MAX, TYPE_F32, val, src[0], src[1]);
178 bld.mkOp2(OP_MAX, TYPE_F32, va
[all...]
H A Dnv50_ir_from_tgsi.cpp632 return nv50_ir::TYPE_F32;
665 return nv50_ir::TYPE_F32;
1842 Instruction *insn = new_Instruction(func, op, TYPE_F32);
2203 mkOp2(OP_MUL, TYPE_F32, dotp, src0, src1)
2209 mkOp3(OP_MAD, TYPE_F32, dotp, src0, src1, dotp)
2296 proj = mkOp1v(OP_RCP, TYPE_F32, getSSA(), proj);
2313 proj = mkOp1v(OP_RCP, TYPE_F32, getSSA(), fetchSrc(0, 3));
2317 dst[c] = mkOp2v(OP_MUL, TYPE_F32, getSSA(), src[c], proj);
2471 Value *x = mkOp1v(OP_RDSV, TYPE_F32, getScratch(), mkSysVal(SV_POSITION, 0));
2472 Value *y = mkOp1v(OP_RDSV, TYPE_F32, getScratc
[all...]
H A Dnv50_ir_target_nvc0.cpp229 opInfo[i].srcTypes = 1 << (int)TYPE_F32;
230 opInfo[i].dstTypes = 1 << (int)TYPE_F32;
410 case TYPE_F32:
433 if (i->op == OP_ADD && i->sType == TYPE_F32) {
502 if (insn->sType != TYPE_F32)
550 if (insn->op == OP_ADD && insn->sType == TYPE_F32) {
556 return insn->dType == TYPE_F32;
592 if (i->op == OP_MUL && i->dType != TYPE_F32)
619 if (i->dType == TYPE_F32) {
709 return (a->dType == TYPE_F32 ||
[all...]
H A Dnv50_ir_lowering_nv50.cpp522 bld.mkCvt(OP_CVT, TYPE_F32, af, ty, div->getSrc(0));
523 bld.mkCvt(OP_CVT, TYPE_F32, bf, ty, div->getSrc(1));
537 bf = bld.mkOp1v(OP_RCP, TYPE_F32, bld.getSSA(), bf);
540 bld.mkOp2(OP_MUL, TYPE_F32, (qf = bld.getSSA()), af, bf)->rnd = ROUND_Z;
541 bld.mkCvt(OP_CVT, ty, (q0 = bld.getSSA()), TYPE_F32, qf)->rnd = ROUND_Z;
548 bld.mkCvt(OP_CVT, TYPE_F32, (aR = bld.getSSA()), TYPE_U32, aRf);
550 bld.mkOp2(OP_MUL, TYPE_F32, (qRf = bld.getSSA()), aR, bf)->rnd = ROUND_Z;
551 bld.mkCvt(OP_CVT, TYPE_U32, (qR = bld.getSSA()), TYPE_F32, qRf)
788 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), i->getSrc(c));
790 bld.mkOp2(OP_MAX, TYPE_F32, va
[all...]
H A Dnv50_ir_lowering_gv100.cpp183 if (i->sType == TYPE_F32)
252 if (i->sType == TYPE_F32 && i->dType != TYPE_F16 &&
374 bld.mkCvt(OP_CVT, TYPE_F32, i->getDef(0), i->sType, i->getSrc(0))->
376 bld.mkCvt(OP_CVT, i->dType, i->getDef(0), TYPE_F32, i->getDef(0));
409 ipa = bld.mkOp2(OP_LINTERP, TYPE_F32, i->getDef(0), i->getSrc(0), src2);
411 mul = bld.mkOp2(OP_MUL, TYPE_F32, i->getDef(0), i->getDef(0), i->getSrc(1));
H A Dnv50_ir_inlines.h64 case TYPE_F32:
88 case TYPE_F32:
116 return flt ? TYPE_F32 : (sgn ? TYPE_S32 : TYPE_U32);
H A Dnv50_ir_target_gv100.cpp56 opInfo[i].srcTypes = 1 << (int)TYPE_F32;
57 opInfo[i].dstTypes = 1 << (int)TYPE_F32;
214 if (i->dType == TYPE_F32)
282 if (i->dType == TYPE_F32)
309 if (i->dType == TYPE_F32)
319 if (i->dType == TYPE_F32)
349 if (i->dType == TYPE_F32)
413 case TYPE_F32:
444 if (ty == TYPE_F32) {
H A Dnv50_ir_lowering_nvc0.cpp145 i->setType(TYPE_F32);
157 assert(i->sType == TYPE_F32);
335 if (i->sType == TYPE_F32 && prog->getType() != Program::TYPE_COMPUTE)
341 if (i->sType != TYPE_F32)
945 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), i->getSrc(c));
947 bld.mkOp2(OP_MAX, TYPE_F32, val, src[0], src[1]);
948 bld.mkOp2(OP_MAX, TYPE_F32, val, src[2], val);
949 bld.mkOp1(OP_RCP, TYPE_F32, val, val);
951 i->setSrc(c, bld.mkOp2v(OP_MUL, TYPE_F32, bld.getSSA(),
1028 DataType sTy = (i->op == OP_TXF) ? TYPE_U32 : TYPE_F32;
[all...]
H A Dnv50_ir_target_nv50.cpp145 opInfo[i].srcTypes = 1 << (int)TYPE_F32;
146 opInfo[i].dstTypes = 1 << (int)TYPE_F32;
492 if (insn->sType != TYPE_F32)
520 if (insn->dType != TYPE_F32)
553 if (i->dType == TYPE_F32) {
H A Dnv50_ir.cpp339 reg.type = TYPE_F32;
400 case TYPE_F32:
417 case TYPE_F32: return reg.data.u32 & (1 << 31);
453 case TYPE_F32:
468 if (reg.type != TYPE_F32)
602 dType = sType = TYPE_F32;
910 : Instruction(fn, op, TYPE_F32), tex()
1112 : Instruction(fn, op, TYPE_F32)
H A Dnv50_ir_emit_nv50.cpp583 case TYPE_F32: // fall through
609 case TYPE_F32:
960 case TYPE_F32: code[0] |= 0x80000000; break;
1309 case TYPE_F32: code[0] |= 0x80000000; break;
1379 case TYPE_F32: code[1] = 0xc4400000; break;
1390 case TYPE_F32: code[1] = 0x8c400000; break;
1399 case TYPE_F32: code[1] = 0x84400000; break;
1405 case TYPE_F32:
1410 case TYPE_F32: code[1] = 0xc4004000; break;
1426 case TYPE_F32
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/freedreno/ir3/
H A Dir3_group.c49 ir3_MOV(instr->block, instr, TYPE_F32);
69 instr->cat1.src_type = TYPE_F32;
70 instr->cat1.dst_type = TYPE_F32;
85 ir3_MOV(instr->block, instr, TYPE_F32);
H A Dir3_image.c167 return TYPE_F32;
/xsrc/external/mit/MesaLib/dist/src/freedreno/ir3/
H A Dir3_image.c172 return bit_size == 16 ? TYPE_F16 : TYPE_F32;
H A Dinstr-a3xx.h355 TYPE_F32 = 1, enumerator in enum:__anon12988a590203
368 case TYPE_F32:
388 return (type == TYPE_F32) || (type == TYPE_F16);

Completed in 40 milliseconds

123