Searched refs:VARYING_BIT_LAYER (Results 1 - 20 of 20) sorted by relevance

/xsrc/external/mit/MesaLib.old/dist/src/intel/compiler/
H A Dbrw_vue_map.c91 slots_valid &= ~(VARYING_BIT_LAYER | VARYING_BIT_VIEWPORT);
H A Dbrw_fs_visitor.cpp657 VARYING_BIT_LAYER | VARYING_BIT_VIEWPORT | VARYING_BIT_PSIZ;
739 if (vue_map->slots_valid & VARYING_BIT_LAYER)
H A Dbrw_compiler.h1454 if ((inputs_read & (VARYING_BIT_LAYER | VARYING_BIT_VIEWPORT)) == 0) {
/xsrc/external/mit/MesaLib/dist/src/intel/compiler/
H A Dbrw_vue_map.c92 slots_valid &= ~(VARYING_BIT_LAYER | VARYING_BIT_VIEWPORT);
H A Dbrw_fs_visitor.cpp762 VARYING_BIT_LAYER | VARYING_BIT_VIEWPORT | VARYING_BIT_PSIZ;
844 if (vue_map->slots_valid & VARYING_BIT_LAYER)
H A Dbrw_compiler.h1872 if ((inputs_read & (VARYING_BIT_LAYER | VARYING_BIT_VIEWPORT)) == 0) {
/xsrc/external/mit/MesaLib.old/dist/src/compiler/
H A Dshader_enums.h335 #define VARYING_BIT_LAYER BITFIELD64_BIT(VARYING_SLOT_LAYER) macro
/xsrc/external/mit/MesaLib/dist/src/compiler/
H A Dshader_enums.h454 #define VARYING_BIT_LAYER BITFIELD64_BIT(VARYING_SLOT_LAYER) macro
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/freedreno/a6xx/
H A Dfd6_draw.c155 .layer_zero = !gs_info || !(gs_info->outputs_written & VARYING_BIT_LAYER),
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/radeonsi/
H A Dsi_shader_nir.c476 info->writes_layer = nir->info.outputs_written & VARYING_BIT_LAYER;
/xsrc/external/mit/MesaLib/dist/src/freedreno/ir3/
H A Dir3_nir.c672 so->key.layer_zero && (s->info.inputs_read & VARYING_BIT_LAYER);
H A Dir3_shader.c484 if (info->inputs_read & VARYING_BIT_LAYER) {
/xsrc/external/mit/MesaLib.old/dist/src/intel/vulkan/
H A DgenX_pipeline.c1116 !(last->vue_map.slots_valid & VARYING_BIT_LAYER);
/xsrc/external/mit/MesaLib/dist/src/intel/vulkan/
H A DgenX_pipeline.c1488 !(last->vue_map.slots_valid & VARYING_BIT_LAYER);
/xsrc/external/mit/MesaLib/dist/src/freedreno/vulkan/
H A Dtu_pipeline.c2417 key.layer_zero = !(outputs_written & VARYING_BIT_LAYER);
/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i965/
H A DgenX_state_upload.c985 if (!(vue_map->slots_valid & VARYING_BIT_LAYER))
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i965/
H A DgenX_state_upload.c975 if (!(vue_map->slots_valid & VARYING_BIT_LAYER))
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/iris/
H A Diris_state.c3356 if (!(vue_map->slots_valid & VARYING_BIT_LAYER))
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/iris/
H A Diris_state.c4051 if (!(vue_map->slots_valid & VARYING_BIT_LAYER))
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/crocus/
H A Dcrocus_state.c4473 if (!(vue_map->slots_valid & VARYING_BIT_LAYER))

Completed in 71 milliseconds