Searched refs:VSBBase (Results 1 - 4 of 4) sorted by relevance

/xsrc/external/mit/xf86-video-glint/dist/src/
H A Dpm3_dac.c591 STOREREG(VSBBase, 1<<14);
689 SAVEREG(VSBBase);
759 RESTOREREG(VSBBase);
H A Dpm2_video.c1266 delay = GLINT_READ_REG(VSBBase + VSCurrentLine);
1336 GLINT_WRITE_REG(0, VSBBase + VSControl);
1402 CARD32 Base = (pPPriv == &pAPriv->Port[0]) ? VSABase : VSBBase;
1477 VSB_RGBOrder, VSBBase + VSControl);
2347 GLINT_WRITE_REG(0, VSBBase + VSControl);
2359 GLINT_WRITE_REG(0, VSBBase + VSControl);
2368 GLINT_WRITE_REG(0, VSBBase + i);
2372 GLINT_WRITE_REG((0 << 8) | (132 << 0), VSBBase + VSFifoControl);
H A Dglint_regs.h438 #define VSBBase 0x5A00 macro
/xsrc/external/mit/xf86-video-ag10e/dist/src/
H A Dglint_regs.h435 #define VSBBase 0x5A00 macro

Completed in 13 milliseconds