Searched refs:base_hi (Results 1 - 2 of 2) sorted by relevance
| /xsrc/external/mit/MesaLib.old/dist/src/freedreno/ir3/ |
| H A D | ir3_compiler_nir.c | 682 struct ir3_instruction *base_lo, *base_hi, *addr, *src0, *src1; local in function:emit_intrinsic_load_ubo
696 base_hi = create_uniform(b, ubo + (src0->regs[1]->iim_val * ptrsz) + 1);
699 base_hi = create_uniform_indirect(b, ubo + 1, ir3_get_addr(ctx, src0, ptrsz));
702 /* note: on 32bit gpu's base_hi is ignored and DCE'd */
730 * base_hi++
734 base_hi = ir3_ADD_S(b, base_hi, 0, carry, 0);
736 addr = ir3_create_collect(ctx, (struct ir3_instruction*[]){ addr, base_hi }, 2);
|
| /xsrc/external/mit/MesaLib/dist/src/freedreno/ir3/ |
| H A D | ir3_compiler_nir.c | 780 struct ir3_instruction *base_lo, *base_hi, *addr, *src0, *src1; local in function:emit_intrinsic_load_ubo
791 base_hi = create_uniform(b, ubo + (src0->srcs[0]->iim_val * ptrsz) + 1);
795 base_hi = create_uniform_indirect(b, ubo + 1, TYPE_U32,
807 /* note: on 32bit gpu's base_hi is ignored and DCE'd */
835 * base_hi++
839 base_hi = ir3_ADD_S(b, base_hi, 0, carry, 0);
841 addr = ir3_collect(b, addr, base_hi);
|
Completed in 9 milliseconds