| /xsrc/external/mit/xf86-video-intel/dist/src/sna/brw/ |
| H A D | brw_sf.c | 10 delta = brw_vec8_grf(7, 0); 23 brw_urb_WRITE(p, brw_null_reg(), 0, brw_vec8_grf(0 ,0), 34 v0 = brw_vec8_grf(3, 0); 35 v1 = brw_vec8_grf(4, 0); 36 v2 = brw_vec8_grf(5, 0); 43 brw_ADD(p, brw_vec8_grf(7, 0), v1, brw_negate(v2)); 44 brw_MUL(p, brw_message_reg(1), brw_vec8_grf(7, 0), brw_vec1_grf(6,0)); 46 brw_ADD(p, brw_vec8_grf(7, 0), v2, brw_negate(v0)); 47 brw_MUL(p, brw_message_reg(2), brw_vec8_grf(7, 0), brw_vec1_grf(6,2)); 49 brw_urb_WRITE(p, brw_null_reg(), 0, brw_vec8_grf( [all...] |
| H A D | brw_wm.c | 33 brw_ADD(p, brw_vec8_grf(X16, 0), vec8(x_uw), brw_negate(r1)); 34 brw_ADD(p, brw_vec8_grf(Y16, 0), vec8(y_uw), brw_negate(__suboffset(r1, 1))); 56 brw_vec8_grf(2, 0)); 62 brw_vec8_grf(2, 0)); 66 brw_LINE(p, brw_null_reg(), __suboffset(r, 0), brw_vec8_grf(X16, 0)); 67 brw_MAC(p, brw_message_reg(msg), __suboffset(r, 1), brw_vec8_grf(Y16, 0)); 70 brw_LINE(p, brw_null_reg(), __suboffset(r, 4), brw_vec8_grf(X16, 0)); 71 brw_MAC(p, brw_message_reg(msg), __suboffset(r, 5), brw_vec8_grf(Y16, 0)); 104 src0 = brw_vec8_grf(0, 0); 131 src0 = brw_vec8_grf( [all...] |
| H A D | brw_test_gen6.c | 117 brw_PLN(p, brw_message_reg(2), brw_vec1_grf(6,0), brw_vec8_grf(2,0)); 118 brw_PLN(p, brw_message_reg(3), brw_vec1_grf(6,0), brw_vec8_grf(4,0)); 119 brw_PLN(p, brw_message_reg(4), brw_vec1_grf(6,4), brw_vec8_grf(2,0)); 120 brw_PLN(p, brw_message_reg(5), brw_vec1_grf(6,4), brw_vec8_grf(4,0)); 141 retype(vec16(brw_vec8_grf(14, 0)), BRW_REGISTER_TYPE_UW), 143 retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD),
|
| /xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/brw/ |
| H A D | brw_sf.c | 10 delta = brw_vec8_grf(7, 0); 23 brw_urb_WRITE(p, brw_null_reg(), 0, brw_vec8_grf(0 ,0), 34 v0 = brw_vec8_grf(3, 0); 35 v1 = brw_vec8_grf(4, 0); 36 v2 = brw_vec8_grf(5, 0); 43 brw_ADD(p, brw_vec8_grf(7, 0), v1, brw_negate(v2)); 44 brw_MUL(p, brw_message_reg(1), brw_vec8_grf(7, 0), brw_vec1_grf(6,0)); 46 brw_ADD(p, brw_vec8_grf(7, 0), v2, brw_negate(v0)); 47 brw_MUL(p, brw_message_reg(2), brw_vec8_grf(7, 0), brw_vec1_grf(6,2)); 49 brw_urb_WRITE(p, brw_null_reg(), 0, brw_vec8_grf( [all...] |
| H A D | brw_wm.c | 33 brw_ADD(p, brw_vec8_grf(X16, 0), vec8(x_uw), brw_negate(r1)); 34 brw_ADD(p, brw_vec8_grf(Y16, 0), vec8(y_uw), brw_negate(__suboffset(r1, 1))); 56 brw_vec8_grf(2, 0)); 62 brw_vec8_grf(2, 0)); 66 brw_LINE(p, brw_null_reg(), __suboffset(r, 0), brw_vec8_grf(X16, 0)); 67 brw_MAC(p, brw_message_reg(msg), __suboffset(r, 1), brw_vec8_grf(Y16, 0)); 70 brw_LINE(p, brw_null_reg(), __suboffset(r, 4), brw_vec8_grf(X16, 0)); 71 brw_MAC(p, brw_message_reg(msg), __suboffset(r, 5), brw_vec8_grf(Y16, 0)); 104 src0 = brw_vec8_grf(0, 0); 131 src0 = brw_vec8_grf( [all...] |
| H A D | brw_test_gen6.c | 117 brw_PLN(p, brw_message_reg(2), brw_vec1_grf(6,0), brw_vec8_grf(2,0)); 118 brw_PLN(p, brw_message_reg(3), brw_vec1_grf(6,0), brw_vec8_grf(4,0)); 119 brw_PLN(p, brw_message_reg(4), brw_vec1_grf(6,4), brw_vec8_grf(2,0)); 120 brw_PLN(p, brw_message_reg(5), brw_vec1_grf(6,4), brw_vec8_grf(4,0)); 141 retype(vec16(brw_vec8_grf(14, 0)), BRW_REGISTER_TYPE_UW), 143 retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD),
|
| /xsrc/external/mit/MesaLib.old/dist/src/intel/compiler/ |
| H A D | test_eu_compact.cpp | 175 struct brw_reg g0 = brw_vec8_grf(0, 0); 176 struct brw_reg g2 = brw_vec8_grf(2, 0); 177 struct brw_reg g4 = brw_vec8_grf(4, 0); 185 struct brw_reg g0 = brw_vec8_grf(0, 0); 186 struct brw_reg g2 = brw_vec8_grf(2, 0); 194 struct brw_reg g0 = retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_D); 195 struct brw_reg g2 = retype(brw_vec8_grf(2, 0), BRW_REGISTER_TYPE_D); 203 struct brw_reg g0 = brw_vec8_grf(0, 0); 204 struct brw_reg g2 = brw_vec8_grf(2, 0); 213 struct brw_reg g2 = brw_vec8_grf( [all...] |
| H A D | brw_compile_sf.c | 306 c->vert[i] = brw_vec8_grf(reg, 0); 313 c->a1_sub_a0 = brw_vec8_grf(reg, 0); reg++; 314 c->a2_sub_a0 = brw_vec8_grf(reg, 0); reg++; 315 c->tmp = brw_vec8_grf(reg, 0); reg++; 515 brw_vec8_grf(0, 0), /* r0, will be copied to m0 */ 589 brw_vec8_grf(0, 0), 679 brw_vec8_grf(0, 0), 740 brw_vec8_grf(0, 0),
|
| H A D | brw_clip_tri.c | 52 c->reg.R0 = retype(brw_vec8_grf(i, 0), BRW_REGISTER_TYPE_UD); i++; 103 c->reg.fixed_planes = brw_vec8_grf(i, 0); 168 brw_MOV(p, brw_vec8_grf(c->reg.outlist.nr, 0), brw_imm_f(0)); 415 brw_MOV(p, brw_vec8_grf(c->reg.inlist.nr, 0), brw_vec8_grf(c->reg.outlist.nr, 0));
|
| H A D | brw_vec4_gs_visitor.cpp | 236 src_reg r0(retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD)); 261 src_reg r0(retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD)); 359 src_reg r0(retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD));
|
| H A D | brw_clip_line.c | 45 c->reg.R0 = retype(brw_vec8_grf(i, 0), BRW_REGISTER_TYPE_UD); i++; 76 c->reg.fixed_planes = brw_vec8_grf(i, 0);
|
| H A D | brw_fs_visitor.cpp | 349 fs_reg some_reg = fs_reg(retype(brw_vec8_grf(0, 0), 664 urb_handle = fs_reg(retype(brw_vec8_grf(4, 0), BRW_REGISTER_TYPE_UD)); 666 urb_handle = fs_reg(retype(brw_vec8_grf(1, 0), BRW_REGISTER_TYPE_UD)); 924 struct brw_reg g0 = retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD);
|
| H A D | brw_vec4_tes.cpp | 149 src_reg(brw_vec8_grf(1, 0))));
|
| /xsrc/external/mit/MesaLib/dist/src/intel/compiler/ |
| H A D | test_eu_compact.cpp | 262 struct brw_reg g0 = brw_vec8_grf(0, 0); 263 struct brw_reg g2 = brw_vec8_grf(2, 0); 264 struct brw_reg g4 = brw_vec8_grf(4, 0); 271 struct brw_reg g0 = brw_vec8_grf(0, 0); 272 struct brw_reg g2 = brw_vec8_grf(2, 0); 279 struct brw_reg g0 = retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_D); 280 struct brw_reg g2 = retype(brw_vec8_grf(2, 0), BRW_REGISTER_TYPE_D); 287 struct brw_reg g0 = brw_vec8_grf(0, 0); 288 struct brw_reg g2 = brw_vec8_grf(2, 0); 296 struct brw_reg g2 = brw_vec8_grf( [all...] |
| H A D | brw_compile_sf.c | 306 c->vert[i] = brw_vec8_grf(reg, 0); 313 c->a1_sub_a0 = brw_vec8_grf(reg, 0); reg++; 314 c->a2_sub_a0 = brw_vec8_grf(reg, 0); reg++; 315 c->tmp = brw_vec8_grf(reg, 0); reg++; 515 brw_vec8_grf(0, 0), /* r0, will be copied to m0 */ 589 brw_vec8_grf(0, 0), 679 brw_vec8_grf(0, 0), 740 brw_vec8_grf(0, 0),
|
| H A D | brw_compile_ff_gs.c | 89 c->reg.R0 = retype(brw_vec8_grf(i, 0), BRW_REGISTER_TYPE_UD); i++; 93 c->reg.SVBI = retype(brw_vec8_grf(i++, 0), BRW_REGISTER_TYPE_UD); 102 c->reg.header = retype(brw_vec8_grf(i++, 0), BRW_REGISTER_TYPE_UD); 103 c->reg.temp = retype(brw_vec8_grf(i++, 0), BRW_REGISTER_TYPE_UD);
|
| H A D | brw_clip_tri.c | 52 c->reg.R0 = retype(brw_vec8_grf(i, 0), BRW_REGISTER_TYPE_UD); i++; 103 c->reg.fixed_planes = brw_vec8_grf(i, 0); 168 brw_MOV(p, brw_vec8_grf(c->reg.outlist.nr, 0), brw_imm_f(0)); 415 brw_MOV(p, brw_vec8_grf(c->reg.inlist.nr, 0), brw_vec8_grf(c->reg.outlist.nr, 0));
|
| H A D | brw_fs.h | 603 components[g] = retype(brw_vec8_grf(regs[g], 0), type); 610 return fs_reg(retype(brw_vec8_grf(regs[0], 0), type)); 627 components[c * m + g] = offset(brw_vec8_grf(regs[g / 2], 0),
|
| H A D | brw_vec4_gs_visitor.cpp | 220 src_reg r0(retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD)); 244 src_reg r0(retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD)); 336 src_reg r0(retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD));
|
| H A D | brw_clip_line.c | 45 c->reg.R0 = retype(brw_vec8_grf(i, 0), BRW_REGISTER_TYPE_UD); i++; 76 c->reg.fixed_planes = brw_vec8_grf(i, 0);
|
| H A D | brw_fs_visitor.cpp | 595 fs_reg some_reg = fs_reg(retype(brw_vec8_grf(0, 0), 769 urb_handle = fs_reg(retype(brw_vec8_grf(4, 0), BRW_REGISTER_TYPE_UD)); 771 urb_handle = fs_reg(retype(brw_vec8_grf(1, 0), BRW_REGISTER_TYPE_UD)); 1036 struct brw_reg g0 = retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD);
|
| H A D | brw_vec4_tes.cpp | 130 src_reg(brw_vec8_grf(1, 0))));
|
| /xsrc/external/mit/xf86-video-intel/dist/src/sna/ |
| H A D | gen8_eu.c | 617 __gen8_set_src0(inst, brw_vec8_grf(MRF_HACK_START + 1, 0)); 920 gen8_MOV(p, __retype_ud(src0), __retype_ud(brw_vec8_grf(0,0))); 965 brw_vec8_grf(2, 0)); 971 brw_vec8_grf(2, 0)); 1088 brw_vec8_grf(src + n, 0), 1089 brw_vec8_grf(mask, 0)); 1095 brw_vec8_grf(src + 2*n, 0), 1096 brw_vec8_grf(mask, 0)); 1111 brw_vec8_grf(src + n, 0), 1118 brw_vec8_grf(sr [all...] |
| /xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/ |
| H A D | gen8_eu.c | 617 __gen8_set_src0(inst, brw_vec8_grf(MRF_HACK_START + 1, 0)); 920 gen8_MOV(p, __retype_ud(src0), __retype_ud(brw_vec8_grf(0,0))); 965 brw_vec8_grf(2, 0)); 971 brw_vec8_grf(2, 0)); 1088 brw_vec8_grf(src + n, 0), 1089 brw_vec8_grf(mask, 0)); 1095 brw_vec8_grf(src + 2*n, 0), 1096 brw_vec8_grf(mask, 0)); 1111 brw_vec8_grf(src + n, 0), 1118 brw_vec8_grf(sr [all...] |
| /xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i965/ |
| H A D | brw_ff_gs_emit.c | 61 c->reg.R0 = retype(brw_vec8_grf(i, 0), BRW_REGISTER_TYPE_UD); i++; 65 c->reg.SVBI = retype(brw_vec8_grf(i++, 0), BRW_REGISTER_TYPE_UD); 74 c->reg.header = retype(brw_vec8_grf(i++, 0), BRW_REGISTER_TYPE_UD); 75 c->reg.temp = retype(brw_vec8_grf(i++, 0), BRW_REGISTER_TYPE_UD);
|