| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/nouveau/nvc0/ |
| H A D | nvc0_program.h | 57 uint32_t input_patch_size; member in struct:nvc0_program::__anon290c6f6d0308
|
| H A D | nvc0_program.c | 346 tcp->tp.input_patch_size = info->prop.tp.inputPatchSize; 377 tep->tp.input_patch_size = ~0;
|
| /xsrc/external/mit/MesaLib/dist/src/amd/vulkan/ |
| H A D | radv_shader.h | 560 unsigned input_patch_size = tcs_num_input_vertices * input_vertex_size; local in function:calculate_tess_lds_size 565 unsigned output_patch0_offset = input_patch_size * tcs_num_patches; 587 uint32_t input_patch_size = tcs_num_input_vertices * input_vertex_size; local in function:get_tcs_num_patches 610 if (input_patch_size + output_patch_size) 611 num_patches = MIN2(num_patches, hardware_lds_size / (input_patch_size + output_patch_size));
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/radeonsi/ |
| H A D | si_state_draw.c | 88 unsigned input_patch_size, output_patch_size, output_patch0_offset; local in function:si_emit_derived_tess_state 140 input_patch_size = num_tcs_input_cp * input_vertex_size; 160 *num_patches = MIN2(*num_patches, hardware_lds_size / (input_patch_size + 211 output_patch0_offset = input_patch_size * *num_patches; 217 assert(((input_patch_size / 4) & ~0x1fff) == 0); 227 tcs_in_layout = S_VS_STATE_LS_OUT_PATCH_SIZE(input_patch_size / 4) |
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/radeonsi/ |
| H A D | si_state_draw.cpp | 567 unsigned input_patch_size; local in function:si_emit_derived_tess_state 572 input_patch_size = num_tcs_input_cp * input_vertex_size; 574 input_patch_size = 0; 588 lds_per_patch = input_patch_size + output_patch_size; 591 lds_per_patch = MAX2(input_patch_size, output_patch_size); 663 unsigned output_patch0_offset = input_patch_size * *num_patches; 669 assert(((input_patch_size / 4) & ~0x1fff) == 0); 682 unsigned tcs_in_layout = S_VS_STATE_LS_OUT_PATCH_SIZE(input_patch_size / 4) |
|
| /xsrc/external/mit/MesaLib.old/dist/src/amd/vulkan/ |
| H A D | radv_nir_to_llvm.c | 241 uint32_t input_patch_size = ctx->options->key.tcs.input_vertices * input_vertex_size; local in function:get_tcs_num_patches 268 num_patches = MIN2(num_patches, hardware_lds_size / (input_patch_size + output_patch_size)); 291 unsigned input_patch_size, output_patch_size; local in function:calculate_tess_lds_size 304 input_patch_size = num_tcs_input_cp * input_vertex_size; 310 output_patch0_offset = input_patch_size * num_patches; 341 uint32_t input_patch_size = ctx->options->key.tcs.input_vertices * input_vertex_size; local in function:get_tcs_in_patch_stride 343 input_patch_size /= 4; 344 return LLVMConstInt(ctx->ac.i32, input_patch_size, false); 373 uint32_t input_patch_size = ctx->options->key.tcs.input_vertices * input_vertex_size; local in function:get_tcs_out_patch0_offset 374 uint32_t output_patch0_offset = input_patch_size; 387 uint32_t input_patch_size = ctx->options->key.tcs.input_vertices * input_vertex_size; local in function:get_tcs_out_patch0_patch_data_offset [all...] |
| /xsrc/external/mit/MesaLib/dist/src/amd/common/ |
| H A D | ac_nir_lower_tess_io_to_mem.c | 301 nir_ssa_def *input_patch_size = nir_imul_imm(b, tcs_in_vtxcnt, st->tcs_num_reserved_inputs * 16u); local in function:hs_output_lds_offset 302 nir_ssa_def *output_patch0_offset = nir_imul(b, input_patch_size, tcs_num_patches);
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/r600/ |
| H A D | evergreen_state.c | 4487 * uint32_t input_patch_size 4508 unsigned input_patch_size, pervertex_output_patch_size, output_patch_size; local in function:evergreen_setup_tess_constants 4550 input_patch_size = num_tcs_input_cp * input_vertex_size; 4555 output_patch0_offset = rctx->tcs_shader ? input_patch_size * *num_patches : 0; 4560 values[0] = input_patch_size;
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/r600/ |
| H A D | evergreen_state.c | 4520 * uint32_t input_patch_size 4541 unsigned input_patch_size, pervertex_output_patch_size, output_patch_size; local in function:evergreen_setup_tess_constants 4583 input_patch_size = num_tcs_input_cp * input_vertex_size; 4588 output_patch0_offset = rctx->tcs_shader ? input_patch_size * *num_patches : 0; 4593 values[0] = input_patch_size;
|