HomeSort by: relevance | last modified time | path
    Searched refs:ack_reg (Results 1 - 8 of 8) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/irq/
irq_service.h 54 uint32_t ack_reg; member in struct:irq_source_info
amdgpu_irq_service.c 136 uint32_t addr = info->ack_reg;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/irq/dce110/
amdgpu_irq_service_dce110.c 104 .ack_reg = mmHPD ## reg_num ## _DC_HPD_INT_CONTROL,\
118 .ack_reg = mmHPD ## reg_num ## _DC_HPD_INT_CONTROL,\
132 .ack_reg = mmDCP ## reg_num ## _GRPH_INTERRUPT_STATUS,\
147 .ack_reg = mmCRTC ## reg_num ## _CRTC_V_UPDATE_INT_STATUS,\
163 .ack_reg = mmCRTC ## reg_num ## _CRTC_VERTICAL_INTERRUPT0_CONTROL,\
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/irq/dce80/
amdgpu_irq_service_dce80.c 107 .ack_reg = mmDC_HPD ## reg_num ## _INT_CONTROL,\
121 .ack_reg = mmDC_HPD ## reg_num ## _INT_CONTROL,\
136 .ack_reg = mmDCP ## reg_num ## _GRPH_INTERRUPT_STATUS,\
151 .ack_reg = mmCRTC ## reg_num ## _CRTC_V_UPDATE_INT_STATUS,\
167 .ack_reg = mmCRTC ## reg_num ## _CRTC_VERTICAL_INTERRUPT0_CONTROL,\
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/irq/dce120/
amdgpu_irq_service_dce120.c 118 .ack_reg = SRI(reg2, block, reg_num),\
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/irq/dcn10/
amdgpu_irq_service_dcn10.c 199 .ack_reg = SRI(reg2, block, reg_num),\
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/irq/dcn20/
amdgpu_irq_service_dcn20.c 201 .ack_reg = SRI(reg2, block, reg_num),\
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/irq/dcn21/
amdgpu_irq_service_dcn21.c 197 .ack_reg = SRI(reg2, block, reg_num),\

Completed in 14 milliseconds