Home | History | Annotate | Line # | Download | only in sa11x0
sa11x0_gpioreg.h revision 1.1.2.1
      1  1.1.2.1  lukem /*	$NetBSD: sa11x0_gpioreg.h,v 1.1.2.1 2001/08/03 04:11:02 lukem Exp $	*/
      2      1.1    rjs 
      3      1.1    rjs /*-
      4      1.1    rjs  * Copyright (c) 2001 The NetBSD Foundation, Inc.  All rights reserved.
      5      1.1    rjs  *
      6      1.1    rjs  * This code is derived from software contributed to The NetBSD Foundation
      7      1.1    rjs  * by Ichiro FUKUHARA (ichiro (at) ichiro.org).
      8      1.1    rjs  *
      9      1.1    rjs  * Redistribution and use in source and binary forms, with or without
     10      1.1    rjs  * modification, are permitted provided that the following conditions
     11      1.1    rjs  * are met:
     12      1.1    rjs  * 1. Redistributions of source code must retain the above copyright
     13      1.1    rjs  *    notice, this list of conditions and the following disclaimer.
     14      1.1    rjs  * 2. Redistributions in binary form must reproduce the above copyright
     15      1.1    rjs  *    notice, this list of conditions and the following disclaimer in the
     16      1.1    rjs  *    documentation and/or other materials provided with the distribution.
     17      1.1    rjs  * 3. All advertising materials mentioning features or use of this software
     18      1.1    rjs  *    must display the following acknowledgement:
     19      1.1    rjs  *	This product includes software developed by the NetBSD
     20      1.1    rjs  *	Foundation, Inc. and its contributors.
     21      1.1    rjs  * 4. Neither the name of The NetBSD Foundation nor the names of its
     22      1.1    rjs  *    contributors may be used to endorse or promote products derived
     23      1.1    rjs  *    from this software without specific prior written permission.
     24      1.1    rjs  *
     25      1.1    rjs  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     26      1.1    rjs  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     27      1.1    rjs  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     28      1.1    rjs  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     29      1.1    rjs  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     30      1.1    rjs  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     31      1.1    rjs  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     32      1.1    rjs  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     33      1.1    rjs  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     34      1.1    rjs  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     35      1.1    rjs  * POSSIBILITY OF SUCH DAMAGE.
     36      1.1    rjs  */
     37      1.1    rjs 
     38      1.1    rjs /*
     39      1.1    rjs  * SA-11x0 GPIO Register
     40      1.1    rjs  */
     41      1.1    rjs 
     42      1.1    rjs #define SAGPIO_NPORTS	8
     43      1.1    rjs 
     44      1.1    rjs /* GPIO pin-level register */
     45      1.1    rjs #define SAGPIO_PLR	0x00
     46      1.1    rjs 
     47      1.1    rjs /* GPIO pin direction register */
     48      1.1    rjs #define SAGPIO_PDR	0x04
     49      1.1    rjs 
     50      1.1    rjs /* GPIO pin output set register */
     51      1.1    rjs #define SAGPIO_PSR	0x08
     52      1.1    rjs 
     53      1.1    rjs /* GPIO pin output clear register */
     54      1.1    rjs #define SAGPIO_PCR	0x0C
     55      1.1    rjs 
     56      1.1    rjs /* GPIO rising-edge detect register */
     57      1.1    rjs #define SAGPIO_RER	0x10
     58      1.1    rjs 
     59      1.1    rjs /* GPIO falling-edge detect register */
     60      1.1    rjs #define SAGPIO_FER	0x14
     61      1.1    rjs 
     62      1.1    rjs /* GPIO edge-detect status register */
     63      1.1    rjs #define SAGPIO_EDR	0x18
     64      1.1    rjs 
     65      1.1    rjs /* GPIO alternate function register */
     66      1.1    rjs #define SAGPIO_AFR	0x1C
     67      1.1    rjs 
     68      1.1    rjs /* XXX */
     69      1.1    rjs #define GPIO(x)		(0x00000001 << (x))
     70      1.1    rjs 
     71      1.1    rjs /*
     72  1.1.2.1  lukem  * SA-11x0 GPIOs parameter
     73      1.1    rjs  */
     74      1.1    rjs /*
     75  1.1.2.1  lukem port	name 		desc
     76  1.1.2.1  lukem 0	Reserved
     77  1.1.2.1  lukem 1	Reserved
     78  1.1.2.1  lukem 2...9	LDD{8..15}	LCD DATA(8-15)
     79  1.1.2.1  lukem 10	SSP_TXD		SSP transmit
     80  1.1.2.1  lukem 11	SSP_RXD		SSP receive
     81  1.1.2.1  lukem 12	SSP_SCLK	SSP serial clock
     82  1.1.2.1  lukem 13	SSP_SFRM	SSP frameclock
     83  1.1.2.1  lukem 14	UART_TXD	UART transmit
     84  1.1.2.1  lukem 15	UART_RXD	UART receive
     85  1.1.2.1  lukem 16	GPCLK_OUT	General-purpose clock out
     86  1.1.2.1  lukem 17	Reserved
     87  1.1.2.1  lukem 18	UART_SCLK	Sample clock input
     88  1.1.2.1  lukem 19	SSP_CLK		Sample clock input
     89  1.1.2.1  lukem 20	UART_SCLK3	Sample clock input
     90  1.1.2.1  lukem 21	MCP_CLK		MCP dock in
     91  1.1.2.1  lukem 22	TREQA		Either TIC request A
     92  1.1.2.1  lukem 23	TREQB		Either TIC request B
     93  1.1.2.1  lukem 24	Reserved
     94  1.1.2.1  lukem 25	RTC		Real Time Clock
     95  1.1.2.1  lukem 26	RCLK_OUT	internal clock /2
     96  1.1.2.1  lukem 27	32KHZ_OUT	Raw 32.768kHz osc output
     97      1.1    rjs  */
     98