OpenGrok
Cross Reference: cpufunc_asm_armv5_ec.S
xref
: /
src
/
sys
/
arch
/
arm
/
arm
/
cpufunc_asm_armv5_ec.S
Home
|
History
|
Annotate
|
Download
|
only in
arm
History log of
/src/sys/arch/arm/arm/cpufunc_asm_armv5_ec.S
Revision
Date
Author
Comments
1.7
07-Oct-2021
rin
Reduce diff with cpufunc_asm_armv5.S, from which this file was derived.
1.6
30-Mar-2014
matt
Allow for 8KB page size. Add ARM_MMU_EXTENDED support.
Add missing END()
1.5
25-Dec-2013
joerg
Use symbolic form for the third argument of mrc.
1.4
18-Aug-2013
matt
Move parts of cpu.h that are not needed by MI code in <arm/locore.h>
Don't include <machine/cpu.h> or <machine/frame.h>, use <arm/locore.h>
Use <arm/asm.h> instead of <machine/arm.h>
1.3
22-Sep-2012
matt
branches: 1.3.2;
Don't use an asm in pmap_activate to update the TTBR, use cpu_setttb instead
but add a second argument to it to indicate whether the TLB/caches need to be
flushed. Default cortex to pmap_needs_fixup = 1. But check the MMFR3 field
to see if the fixed can be skipped.
Use a cf_flag bit 0 to indicate whether the A9 L2 cache should disable (bit 0 = 1)
or enabeld (bit = 0).
With these changes, the A9 MMU can use traverse caches to do MMU tablewalks
Also, make sure all memory has the shareable bit for the A9.
1.2
07-Sep-2012
matt
branches: 1.2.2;
Switch cortex_a9 back to need_ptesync = 1
Add code to disable the L2 cache on cortex-a9 (for now).
Add evcnt for all the fault types.
Move cache info in a structure and have one for the pcache and one for scache.
Probe L1/L2 caches properly for ARMv7
1.1
06-Jan-2007
christos
branches: 1.1.2; 1.1.6; 1.1.8; 1.1.74; 1.1.90; 1.1.98;
Scott Allan in http://mail-index.netbsd.org/port-arm/2006/07/31/0000.html
Patch to add support for ARM9E
1.1.98.1
28-Nov-2012
matt
Merge improved arm support (especially Cortex) from HEAD
including OMAP and BCM53xx support.
1.1.90.2
22-May-2014
yamt
sync with head.
for a reference, the tree before this commit was tagged
as yamt-pagecache-tag8.
this commit was splitted into small chunks to avoid
a limitation of cvs. ("Protocol error: too many arguments")
1.1.90.1
30-Oct-2012
yamt
sync with head
1.1.74.1
15-Feb-2014
matt
Merge armv7 support from HEAD, specifically support for the BCM5301X
and BCM56340 evbarm kernels.
1.1.8.2
26-Feb-2007
yamt
sync with head.
1.1.8.1
06-Jan-2007
yamt
file cpufunc_asm_armv5_ec.S was added on branch yamt-lazymbuf on 2007-02-26 09:05:52 +0000
1.1.6.2
21-Feb-2007
snj
Pull up following revision(s) (requested by matt in ticket #457):
sys/arch/arm/include/cpufunc.h: revision 1.38
sys/arch/arm/arm/cpufunc.c: revision 1.78
sys/arch/arm/arm/cpufunc_asm_arm10.S: revision 1.6
sys/arch/arm/include/armreg.h: revision 1.37
sys/arch/arm/arm32/cpu.c: revision 1.64
sys/arch/arm/arm/cpufunc_asm_armv5.S: revision 1.3
sys/arch/arm/include/cpuconf.h: revision 1.13
sys/arch/arm/conf/files.arm: revision 1.82
sys/arch/arm/arm/cpufunc_asm_armv5_ec.S: revision 1.1
Scott Allan in http://mail-index.netbsd.org/port-arm/2006/07/31/0000.html
Patch to add support for ARM9E
1.1.6.1
06-Jan-2007
snj
file cpufunc_asm_armv5_ec.S was added on branch netbsd-4 on 2007-02-21 18:36:03 +0000
1.1.2.2
12-Jan-2007
ad
Sync with head.
1.1.2.1
06-Jan-2007
ad
file cpufunc_asm_armv5_ec.S was added on branch newlock2 on 2007-01-12 01:00:41 +0000
1.2.2.2
20-Aug-2014
tls
Rebase to HEAD as of a few days ago.
1.2.2.1
20-Nov-2012
tls
Resync to 2012-11-19 00:00:00 UTC
1.3.2.2
18-May-2014
rmind
sync with head
1.3.2.1
28-Aug-2013
rmind
sync with head
Indexes created Mon Oct 20 01:09:56 GMT 2025