Home | History | Annotate | Download | only in marvell
History log of /src/sys/arch/arm/marvell/armadaxp.c
RevisionDateAuthorComments
 1.26  25-Jun-2022  jmcneill pic: Update ci_cpl in pic_set_priority callback.

Not all ICs need interrupts disabled to update the priority. DAIF accesses
are not cheap, so push the update of ci_cpl from pic_set_priority to the
IC's pic_set_priority callback, and let the IC driver determine whether
or not it needs interrupts disabled.
 1.25  31-May-2022  andvar s/disbale/disable/ and s/enbale/enable/ in comments. also one more typo fix.
 1.24  30-Aug-2021  rin Add ARMEB support to {evb,}arm/marvell.

Combined with upcoming commit to dev/marvell, all peripheral devices
seem to work just fine for KUROBOX_PRO in big-endian mode.
 1.23  30-Oct-2020  skrll Retire arm_[di]sb in favour of the isb() and dsb(sy) macro invocations.
 1.22  14-May-2020  msaitoh Remove extra semicolon.
 1.21  26-Feb-2017  skrll Trailing whitespace
 1.20  26-Feb-2017  skrll Use PEX numbers consistently. No functional change.
 1.19  23-Feb-2017  skrll Typo in comment
 1.18  11-Jan-2017  maya branches: 1.18.2;
also fix this other off by one.
 1.17  11-Jan-2017  maya fix off by one.

ok riastradh
 1.16  07-Jan-2017  kiyohara Add support Marvell Dove.
Also <SoC>_intr_bootstrap() rename to <SoC>_bootstrap(). And SoC init func, getclk into that.
 1.15  03-Jun-2015  hsuenaga branches: 1.15.2;
add ARMADA XP's Soc internal bus(Mbus) address decoder initialization function.
some versions of u-boot initializes the address decoder incorrectly(probably
these values are come from Kirkwood SoC or older.) the codes generates
SoC's default address spaces and some modifications for NetBSD's assumption.

add error interrupt definitions, interrupt name strings for 'vmstat -e',
verbose output of Mbus settings for such low-level debugging of SoC.
 1.14  19-May-2015  hsuenaga fix Marvell Coherency Barrier register address.
configure coherency bus maintance broadcast using MPIDR. we need to configure
this regardless of 'options MULTIPROCESSOR.'
 1.13  14-May-2015  hsuenaga add synchronization barrier for AURORA_IO_CACHE_COHERENCY.
cleanup MARVELL L2 cache code.
 1.12  03-May-2015  hsuenaga write back unaligned boundary of L2 cache even if invalidate operation
is requested.
 1.11  17-Apr-2015  hsuenaga sync L2 cache on the tail of region.
 1.10  15-Apr-2015  hsuenaga add L2 cache write eviction buffer sync barrier
 1.9  15-Apr-2015  hsuenaga implement L2 cache maintenance operations of ARMADA XP.
the L2 cahce maintenance operations are defined on SoC internal registers.
 1.8  05-Apr-2014  matt branches: 1.8.2; 1.8.6;
Initialize cpu_cc_freq with our CPU speed.
 1.7  15-Mar-2014  kiyohara branches: 1.7.2;
Add armada370_getclks().
Remove some white spaces.
 1.6  23-Dec-2013  kiyohara Support to check the clock gating for Armada XP in armadaxp.c.
Also move the checking for clock gate of Kirkwood into kirkwood.c.
 1.5  23-Dec-2013  kiyohara Move Misc Registers from mvsocreg.h to armadaxpreg.h. These registers only
Armada XP. The misc_base initializes in initarm() instead of mvsoc_bootstrap().
 1.4  20-Nov-2013  kiyohara Support __HAVE_PIC_SET_PRIORITY for Armada XP.
 1.3  30-Sep-2013  kiyohara Change argument for some functions.
 1.2  29-May-2013  rkujawa branches: 1.2.2; 1.2.4;
Add CVS IDs where appropriate.
 1.1  29-May-2013  rkujawa Add support for Armada XP PIC.

Obtained from Marvell, Semihalf.
 1.2.4.1  18-May-2014  rmind sync with head
 1.2.2.4  03-Dec-2017  jdolecek update from HEAD
 1.2.2.3  20-Aug-2014  tls Rebase to HEAD as of a few days ago.
 1.2.2.2  23-Jun-2013  tls resync from head
 1.2.2.1  29-May-2013  tls file armadaxp.c was added on branch tls-maxphys on 2013-06-23 06:20:00 +0000
 1.7.2.1  10-Aug-2014  tls Rebase.
 1.8.6.3  28-Aug-2017  skrll Sync with HEAD
 1.8.6.2  05-Feb-2017  skrll Sync with HEAD
 1.8.6.1  06-Jun-2015  skrll Sync with HEAD
 1.8.2.2  22-May-2014  yamt sync with head.

for a reference, the tree before this commit was tagged
as yamt-pagecache-tag8.

this commit was splitted into small chunks to avoid
a limitation of cvs. ("Protocol error: too many arguments")
 1.8.2.1  05-Apr-2014  yamt file armadaxp.c was added on branch yamt-pagecache on 2014-05-22 11:39:33 +0000
 1.15.2.1  20-Mar-2017  pgoyette Sync with HEAD
 1.18.2.1  21-Apr-2017  bouyer Sync with HEAD

RSS XML Feed