1.2 |
| 04-Dec-2007 |
xtraeme | Newer nForce MCP SMBus devices use different PCI BARs than the old ones (nForce 2/3/4).
nfsmb(4) is now properly working on newer MCPs, tested by wiz@ on MCP55:
nfsmbc0 at pci0 dev 1 function 1: NVIDIA nForce MCP55 SMBus Controller (rev. 0xa2) nfsmb0 at nfsmbc0 SMBus 1 iic0 at nfsmb0: I2C bus spdmem0 at iic0 addr 0x51 spdmem0: DDR2 SDRAM memory, data ECC, 1024MB, 667MHz, PC2-5300 spdmem0: 14 rows, 10 cols, 2 ranks, 4 banks/chip, 3.00ns cycle time spdmem0: voltage SSTL 1.8V, refresh time 7.8us (self-refreshing) nfsmb1 at nfsmbc0 SMBus 2 iic1 at nfsmb1: I2C bus
|