Home | History | Annotate | Download | only in config

Lines Matching defs:REG_FR

109     REG_FR	= (REG_GR + 128),
110 REG_AR = (REG_FR + 128),
3067 else if ((reg >= (REG_FR + 2) && reg <= (REG_FR + 5))
3068 || (reg >= (REG_FR + 16) && reg <= (REG_FR + 31)))
3071 *regp = reg - REG_FR;
3121 else if (reg >= (REG_FR + 2) && reg <= (REG_FR + 127))
3124 *regp = reg - REG_FR;
4589 case DYNREG_FR: base_reg = REG_FR + 32; break;
5517 if (e->X_op == O_register && e->X_add_number >= REG_FR
5518 && e->X_add_number < REG_FR + 128)
6283 if (CURR_SLOT.opnd[i].X_add_number >= REG_FR
6284 && CURR_SLOT.opnd[i].X_add_number <= REG_FR + 1)
6287 regno = CURR_SLOT.opnd[i].X_add_number - REG_FR;
6333 else if (reg1 >= REG_FR && reg1 <= REG_FR + 127)
6335 reg1 -= REG_FR;
6343 else if (((reg1 >= REG_FR && reg1 <= REG_FR + 31
6344 && reg2 >= REG_FR && reg2 <= REG_FR + 31)
6345 || (reg1 >= REG_FR + 32 && reg1 <= REG_FR + 127
6346 && reg2 >= REG_FR + 32 && reg2 <= REG_FR + 127))
6349 reg1 - REG_FR, reg2 - REG_FR);
6350 else if ((reg1 >= REG_FR && reg1 <= REG_FR + 31
6351 && reg2 >= REG_FR + 32 && reg2 <= REG_FR + 127)
6352 || (reg1 >= REG_FR + 32 && reg1 <= REG_FR + 127
6353 && reg2 >= REG_FR && reg2 <= REG_FR + 31))
6355 reg1 - REG_FR, reg2 - REG_FR);
6431 val -= REG_FR;
7414 declare_register_set ("f", 128, REG_FR);
7415 declare_register_set ("farg", 8, REG_FR + 8);
7416 declare_register_set ("fret", 8, REG_FR + 8);
8716 specs[count++].index = CURR_SLOT.opnd[0].X_add_number - REG_FR;
8729 CURR_SLOT.opnd[i].X_add_number - REG_FR;
9176 int reg = CURR_SLOT.opnd[i].X_add_number - REG_FR;
9194 int reg = CURR_SLOT.opnd[i].X_add_number - REG_FR;
9392 int num = CURR_SLOT.opnd[i].X_add_number - REG_FR;