Home | History | Annotate | Download | only in m32r

Lines Matching defs:temp1

401   SI temp0;BI temp1;
403   temp1 = ADDOFSI (* FLD (i_dr), * FLD (i_sr), 0);
410     BI opval = temp1;
432   SI temp0;BI temp1;
434   temp1 = ADDOFSI (* FLD (i_sr), FLD (f_simm16), 0);
441     BI opval = temp1;
463   SI temp0;BI temp1;
465   temp1 = ADDCFSI (* FLD (i_dr), * FLD (i_sr), CPU (h_cond));
472     BI opval = temp1;
1109   SI temp0;USI temp1;
1111   temp1 = ANDSI (* FLD (i_sr), -4);
1118     USI opval = temp1;
1374   SI temp0;SI temp1;
1376   temp1 = ADDSI (* FLD (i_sr), 4);
1383     SI opval = temp1;
2430   SI temp0;BI temp1;
2432   temp1 = SUBOFSI (* FLD (i_dr), * FLD (i_sr), 0);
2439     BI opval = temp1;
2461   SI temp0;BI temp1;
2463   temp1 = SUBCFSI (* FLD (i_dr), * FLD (i_sr), CPU (h_cond));
2470     BI opval = temp1;