Home | History | Annotate | Download | only in mips

Lines Matching defs:sdicr

63                            8: SDICR: DMA/interrupt control register
162 unsigned_4 sdicr;
164 #define SDICR_SET_BYTE(c,o,b) ((c)->sdicr = SDICR_WR_MASK & (((c)->sdicr & ~LSMASK32((o)*8+7,(o)*8)) | ((b)<< (o)*8)))
165 #define SDICR_GET_SDMAE(c) ((c)->sdicr & 0x00080000)
166 #define SDICR_GET_ERIE(c) ((c)->sdicr & 0x00040000)
167 #define SDICR_GET_TDIE(c) ((c)->sdicr & 0x00020000)
168 #define SDICR_GET_RDIE(c) ((c)->sdicr & 0x00010000)
265 controller->slsr = controller->sdicr
294 controller->slsr = controller->sdicr
339 case SDICR_REG: register_value = controller->sdicr; break;
399 last_int = controller->sdisr & controller->sdicr;
400 /* HW_TRACE ((me, "sdicr - sdisr %08x sdicr %08x",
401 controller->sdisr, controller->sdicr)); */
403 /* HW_TRACE ((me, "sdicr + sdisr %08x sdicr %08x",
404 controller->sdisr, controller->sdicr)); */
405 next_int = controller->sdisr & controller->sdicr;
422 last_int = controller->sdisr & controller->sdicr;
423 /* HW_TRACE ((me, "sdisr - sdisr %08x sdicr %08x",
424 controller->sdisr, controller->sdicr)); */
426 /* HW_TRACE ((me, "sdisr + sdisr %08x sdicr %08x",
427 controller->sdisr, controller->sdicr)); */
428 next_int = controller->sdisr & controller->sdicr;
530 last_int = controller->sdisr & controller->sdicr;
531 /* HW_TRACE ((me, "tickle - sdisr %08x sdicr %08x", controller->sdisr, controller->sdicr)); */
536 next_int = controller->sdisr & controller->sdicr;
537 /* HW_TRACE ((me, "tickle + sdisr %08x sdicr %08x", controller->sdisr, controller->sdicr)); */