Home | History | Annotate | Download | only in mips

Lines Matching defs:Interrupt

279 #define simHALTIN        (1 << 3)  /* 0 = run; 1 = halt on interrupt */
500 #define status_IE (1 << 0) /* Interrupt enable */
501 #define status_EIE (1 << 16) /* Enable Interrupt Enable */
509 #define status_IM7 (1 << 15) /* Timer Interrupt Mask */
513 #define status_IEc (1 << 0) /* Interrupt enable (current) */
515 #define status_IEp (1 << 2) /* Interrupt enable (previous) */
517 #define status_IEo (1 << 4) /* Interrupt enable (old) */
519 #define status_IM_mask (0xff) /* Interrupt mask */
548 #define cause_IP7 (1 << 15) /* Interrupt pending */
556 #define cause_SW0 (1 << 8) /* Software interrupt 0 */
557 #define cause_SW1 (1 << 9) /* Software interrupt 1 */
558 #define cause_IP_mask (0x3f) /* Interrupt pending field */
604 Interrupt = 0,
656 #define SignalExceptionInterrupt(level) signal_exception (SD, CPU, cia, Interrupt, level)