Home | History | Annotate | Download | only in gen

Lines Matching refs:a0

47 	stq	ra, (2 * 8)(a0)			/* sc_pc = return address */
48 stq s0, (( 9 + 4) * 8)(a0) /* saved bits of sc_regs */
49 stq s1, ((10 + 4) * 8)(a0)
50 stq s2, ((11 + 4) * 8)(a0)
51 stq s3, ((12 + 4) * 8)(a0)
52 stq s4, ((13 + 4) * 8)(a0)
53 stq s5, ((14 + 4) * 8)(a0)
54 stq s6, ((15 + 4) * 8)(a0)
55 stq ra, ((26 + 4) * 8)(a0)
56 stq sp, ((30 + 4) * 8)(a0)
61 mov a0, s0 /* squirrel away ptr to sc */
64 mov zero, a0
69 mov zero, a0
79 * Restore old s0 and a0, and continue saving registers
81 mov s0, a0
82 ldq s0, (( 9 + 4) * 8)(a0)
85 stq t0, ((31 + 4) * 8)(a0) /* magic in sc_regs[31] */
88 stq t0, (36 * 8)(a0) /* say we've used FP. */
89 stt fs0, ((2 + 37) * 8)(a0) /* saved bits of sc_fpregs */
90 stt fs1, ((3 + 37) * 8)(a0)
91 stt fs2, ((4 + 37) * 8)(a0)
92 stt fs3, ((5 + 37) * 8)(a0)
93 stt fs4, ((6 + 37) * 8)(a0)
94 stt fs5, ((7 + 37) * 8)(a0)
95 stt fs6, ((8 + 37) * 8)(a0)
96 stt fs7, ((9 + 37) * 8)(a0)
98 stt ft0, (69 * 8)(a0) /* and store it in sc_fpcr */
99 stq zero, (70 * 8)(a0) /* FP software control XXX */
100 stq zero, (71 * 8)(a0) /* sc_reserved[0] */
101 stq zero, (72 * 8)(a0) /* sc_reserved[1] */
102 stq zero, (73 * 8)(a0) /* sc_xxx[0] */
103 stq zero, (74 * 8)(a0) /* sc_xxx[1] */
104 stq zero, (75 * 8)(a0) /* sc_xxx[2] */
105 stq zero, (76 * 8)(a0) /* sc_xxx[3] */
106 stq zero, (77 * 8)(a0) /* sc_xxx[4] */
107 stq zero, (78 * 8)(a0) /* sc_xxx[5] */
108 stq zero, (79 * 8)(a0) /* sc_xxx[6] */
109 stq zero, (80 * 8)(a0) /* sc_xxx[7] */
119 1: stq a1, (( 0 + 4) * 8)(a0) /* save return value */