Home | History | Annotate | Download | only in amlogic

Lines Matching defs:HHI_SYS_PLL_CNTL

67 #define	HHI_SYS_PLL_CNTL	CBUS_REG(0xc0)
123 uint32_t cntl = CLK_READ(sc, HHI_SYS_PLL_CNTL);
165 CLK_WRITE(sc, HHI_SYS_PLL_CNTL, cntl);
170 } while ((CLK_READ(sc, HHI_SYS_PLL_CNTL) & HHI_SYS_PLL_CNTL_LOCK) == 0);
185 MESON_CLK_PLL_REG(HHI_SYS_PLL_CNTL, __BIT(30)), /* enable */
186 MESON_CLK_PLL_REG(HHI_SYS_PLL_CNTL, __BITS(8,0)), /* m */
187 MESON_CLK_PLL_REG(HHI_SYS_PLL_CNTL, __BITS(13,9)), /* n */
189 MESON_CLK_PLL_REG(HHI_SYS_PLL_CNTL, __BIT(31)), /* l */
190 MESON_CLK_PLL_REG(HHI_SYS_PLL_CNTL, __BIT(29)), /* reset */
195 HHI_SYS_PLL_CNTL, /* reg */