Home | History | Annotate | Download | only in amlogic

Lines Matching defs:clk_div

127 	u_int period, duty, clk_div, hi, lo;
135 		clk_div = __SHIFTOUT(val, MESON_PWM_MISC_AB_A_CLK_DIV);
142 		clk_div = __SHIFTOUT(val, MESON_PWM_MISC_AB_B_CLK_DIV);
153 	clk_div += 1;
154 	duty_hz = (uint64_t)hi * clk_div;
155 	period_hz = (uint64_t)(hi + lo) * clk_div;
181 	u_int period, duty, clk_div, hi, lo;
197 	clk_div = 1;
203 		clk_div = (period_hz + 0x7fff) / 0xffff;
204 		period_hz /= clk_div;
205 		duty_hz /= clk_div;
208 	clk_div -= 1;	/* the divider is N+1 */
209 	if (clk_div > MESON_CLKDIV_MAX)
223 		val |= __SHIFTIN(clk_div, MESON_PWM_MISC_AB_A_CLK_DIV);
243 		val |= __SHIFTIN(clk_div, MESON_PWM_MISC_AB_B_CLK_DIV);
273 	    sc->sc_clkfreq / (clk_div + 1), hi, lo, hi * 100 / (hi + lo));