Home | History | Annotate | Download | only in amlogic

Lines Matching refs:CLK_READ

1278 	if ((CLK_READ(sc, clk->u.mux.reg) & __BIT(11)) == 0) {
1301 	val = CLK_READ(sc, reg_cntl0);
1351 	val = CLK_READ(sc, clk->u.mux.reg);
1359 	val = CLK_READ(sc, reg_cntl0);
1361 	val = CLK_READ(sc, reg_cntl0);
1373 	val = CLK_READ(sc, reg_cntl0);
1383 	val = CLK_READ(sc, reg_cntl0);
1385 	val = CLK_READ(sc, reg_cntl0);
1388 	val = CLK_READ(sc, reg_cntl0);
1393 		if ((CLK_READ(sc, reg_cntl0) & MESON_PLL_CNTL_REG_LOCK) != 0) {
1400 	val = CLK_READ(sc, clk->u.mux.reg);