Home | History | Annotate | Download | only in rockchip

Lines Matching refs:lane

72 #define	TX_TXCC_MGNFS_MULT_000(lane)	((0x4050 | ((lane) << 9)) << 2)
73 #define XCVR_DIAG_BIDI_CTRL(lane) ((0x40e8 | ((lane) << 9)) << 2)
74 #define XCVR_DIAG_LANE_FCM_EN_MGN(lane) ((0x40f2 | ((lane) << 9)) << 2)
75 #define TX_PSC_A0(lane) ((0x4100 | ((lane) << 9)) << 2)
76 #define TX_PSC_A1(lane) ((0x4101 | ((lane) << 9)) << 2)
77 #define TX_PSC_A2(lane) ((0x4102 | ((lane) << 9)) << 2)
78 #define TX_PSC_A3(lane) ((0x4103 | ((lane) << 9)) << 2)
79 #define TX_RCVDET_EN_TMR(lane) ((0x4122 | ((lane) << 9)) << 2)
80 #define TX_RCVDET_ST_TMR(lane) ((0x4123 | ((lane) << 9)) << 2)
82 #define RX_PSC_A0(lane) ((0x8000 | ((lane) << 9)) << 2)
83 #define RX_PSC_A1(lane) ((0x8001 | ((lane) << 9)) << 2)
84 #define RX_PSC_A2(lane) ((0x8002 | ((lane) << 9)) << 2)
85 #define RX_PSC_A3(lane) ((0x8003 | ((lane) << 9)) << 2)
86 #define RX_PSC_CAL(lane) ((0x8006 | ((lane) << 9)) << 2)
87 #define RX_PSC_RDY(lane) ((0x8007 | ((lane) << 9)) << 2)
88 #define RX_SIGDET_HL_FILT_TMR(lane) ((0x8090 | ((lane) << 9)) << 2)
89 #define RX_REE_CTRL_DATA_MASK(lane) ((0x81bb | ((lane) << 9)) << 2)
90 #define RX_DIAG_SIGDET_TUNE(lane) ((0x81dc | ((lane) << 9)) << 2)