Home | History | Annotate | Download | only in xilinx

Lines Matching defs:clkid

152 	u_int clkid;
154 	for (clkid = 0; clkid < num_clkid; clkid++) {
155 		if (strcmp(name, sc->sc_clk[clkid].name) == 0) {
156 			return &sc->sc_clk[clkid];
347 	u_int clkid;
353 	clkid = be32dec(data);
354 	if (clkid >= num_clkid) {
358 	return &sc->sc_clk[clkid];
382 	u_int clkid;
407 	for (clkid = 0; clkid < num_clkid; clkid++) {
409 		    "clock-output-names", clkid);
410 		sc->sc_clk[clkid].domain = &sc->sc_clkdom;
412 			sc->sc_clk[clkid].name = kmem_asprintf("%s", clkname);
414 		clk_attach(&sc->sc_clk[clkid]);
421 	for (clkid = 0; clkid < num_clkid; clkid++) {
422 		aprint_debug_dev(self, "clkid %u [%s]: %u Hz\n", clkid,
423 		    sc->sc_clk[clkid].name ? sc->sc_clk[clkid].name : "<none>",
424 		    clk_get_rate(&sc->sc_clk[clkid]));