Home | History | Annotate | Download | only in xscale

Lines Matching refs:iwin_base_lo

126 		    PCI_MAPREG_START, sc->sc_iwin[0].iwin_base_lo);
130 		sc->sc_iwin[0].iwin_base_lo = bus_space_read_4(sc->sc_st,
134 		sc->sc_iwin[0].iwin_base_lo =
135 		    PCI_MAPREG_MEM_ADDR(sc->sc_iwin[0].iwin_base_lo);
143 		    PCI_MAPREG_START + 0x08, sc->sc_iwin[1].iwin_base_lo);
147 		sc->sc_iwin[1].iwin_base_lo = bus_space_read_4(sc->sc_st,
151 		sc->sc_iwin[1].iwin_base_lo =
152 		    PCI_MAPREG_MEM_ADDR(sc->sc_iwin[1].iwin_base_lo);
161 		    PCI_MAPREG_START + 0x10, sc->sc_iwin[2].iwin_base_lo);
165 		sc->sc_iwin[2].iwin_base_lo = bus_space_read_4(sc->sc_st,
169 		sc->sc_iwin[2].iwin_base_lo =
170 		    PCI_MAPREG_MEM_ADDR(sc->sc_iwin[2].iwin_base_lo);
179 		    ATU_IABAR3, sc->sc_iwin[3].iwin_base_lo);
183 		sc->sc_iwin[3].iwin_base_lo = bus_space_read_4(sc->sc_st,
187 		sc->sc_iwin[3].iwin_base_lo =
188 		    PCI_MAPREG_MEM_ADDR(sc->sc_iwin[3].iwin_base_lo);
209 		sc->sc_owin[0].owin_xlate_lo = sc->sc_iwin[1].iwin_base_lo;
320 	dr->dr_busbase = PCI_MAPREG_MEM_ADDR(sc->sc_iwin[2].iwin_base_lo);