Home | History | Annotate | Download | only in dev

Lines Matching defs:sc_wr

91 	uint8_t		sc_wr[6];
179 	memcpy(sc->sc_wr, ch0_regs, sizeof(ch0_regs));
192 		setsioreg(sc->sc_ctl, WR0, sc->sc_wr[WR0]);
193 		setsioreg(sc->sc_ctl, WR4, sc->sc_wr[WR4]);
194 		setsioreg(sc->sc_ctl, WR3, sc->sc_wr[WR3]);
195 		setsioreg(sc->sc_ctl, WR5, sc->sc_wr[WR5]);
196 		setsioreg(sc->sc_ctl, WR0, sc->sc_wr[WR0]);
198 	setsioreg(sc->sc_ctl, WR1, sc->sc_wr[WR1]); /* now interrupt driven */
431 	sc->sc_wr[WR3] &= ~WR3_RX8BIT;
432 	sc->sc_wr[WR5] &= ~WR5_TX8BIT;
435 		sc->sc_wr[WR3] |= WR3_RX7BIT;
436 		sc->sc_wr[WR5] |= WR5_TX7BIT;
439 		sc->sc_wr[WR3] |= WR3_RX8BIT;
440 		sc->sc_wr[WR5] |= WR5_TX8BIT;
449 	sc->sc_wr[WR4] = wr4;
452 	setsioreg(sc->sc_ctl, WR4, sc->sc_wr[WR4]);
453 	setsioreg(sc->sc_ctl, WR3, sc->sc_wr[WR3]);
454 	setsioreg(sc->sc_ctl, WR5, sc->sc_wr[WR5]);
475 	wr5 = sc->sc_wr[WR5];
499 	sc->sc_wr[WR5] = wr5;