Home | History | Annotate | Download | only in dev

Lines Matching refs:SBIC_CSR_MIS_2

1027 	} while (csr != (SBIC_CSR_MIS_2 | MESG_OUT_PHASE) &&
1028 csr != (SBIC_CSR_MIS_2 | CMD_PHASE) &&
1067 if (csr == (SBIC_CSR_MIS_2 | MESG_OUT_PHASE)) {
1382 case SBIC_CSR_MIS_2 | CMD_PHASE:
1392 case SBIC_CSR_MIS_2 | STATUS_PHASE:
2111 case SBIC_CSR_MIS_2 | CMD_PHASE:
2119 case SBIC_CSR_MIS_2 | STATUS_PHASE:
2157 case SBIC_CSR_MIS_2 | DATA_OUT_PHASE:
2158 case SBIC_CSR_MIS_2 | DATA_IN_PHASE:
2256 case SBIC_CSR_MIS_2 | MESG_IN_PHASE:
2277 case SBIC_CSR_MIS_2 | MESG_OUT_PHASE:
2387 csr == (SBIC_CSR_MIS_2 | MESG_IN_PHASE)) {