Home | History | Annotate | Download | only in dev

Lines Matching refs:DMAC_REG_CSR

151 				  DMAC_REG_CSR, 0xff);
216 bus_space_write_1(dmac->sc_bst, chan->ch_bht, DMAC_REG_CSR, 0xff);
304 bus_space_write_1(dmac->sc_bst, chan->ch_bht, DMAC_REG_CSR, 0xff);
394 csr = bus_space_read_1(dmac->sc_bst, chan->ch_bht, DMAC_REG_CSR);
424 bus_space_write_1(dmac->sc_bst, chan->ch_bht, DMAC_REG_CSR, 0xff);
487 bus_space_write_1(sc->sc_bst, chan->ch_bht, DMAC_REG_CSR, 0xff);
504 bus_space_write_1(sc->sc_bst, chan->ch_bht, DMAC_REG_CSR, 0xff);
527 csr = bus_space_read_1(sc->sc_bst, chan->ch_bht, DMAC_REG_CSR);
540 bus_space_write_1(sc->sc_bst, chan->ch_bht, DMAC_REG_CSR, 0xff);
556 bus_space_write_1(dmac->sc_bst, chan->ch_bht, DMAC_REG_CSR, 0xff);
575 bus_space_read_1(sc->sc_bst, chan->ch_bht, DMAC_REG_CSR),