Home | History | Annotate | Download | only in pci

Lines Matching refs:CSR_WRITE_2

225 #define CSR_WRITE_2(_sc, reg, val)	\
1161 CSR_WRITE_2(sc, STGE_IntEnable, sc->sc_IntEnable);
1597 CSR_WRITE_2(sc, STGE_TxStartThresh, sc->sc_txthresh);
1604 CSR_WRITE_2(sc, STGE_RxEarlyThresh, 0x7ff);
1625 CSR_WRITE_2(sc, STGE_IntStatus, 0xffff);
1626 CSR_WRITE_2(sc, STGE_IntEnable, sc->sc_IntEnable);
1640 CSR_WRITE_2(sc, STGE_FlowOnTresh, 29696 / 16);
1641 CSR_WRITE_2(sc, STGE_FlowOffThresh, 3056 / 16);
1646 CSR_WRITE_2(sc, STGE_MaxFrameSize,
1667 CSR_WRITE_2(sc, STGE_DebugCtrl,
1671 CSR_WRITE_2(sc, STGE_DebugCtrl,
1674 CSR_WRITE_2(sc, STGE_DebugCtrl,
1745 CSR_WRITE_2(sc, STGE_IntEnable, 0);
1810 CSR_WRITE_2(sc, STGE_EepromCtrl,
1954 CSR_WRITE_2(sc, STGE_ReceiveMode, sc->sc_ReceiveMode);