Home | History | Annotate | Download | only in radeon

Lines Matching refs:UCHAR

33     UCHAR ucType;           // one of ATOM_PP_THERMALCONTROLLER_*
34 UCHAR ucI2cLine; // as interpreted by DAL I2C
35 UCHAR ucI2cAddress;
36 UCHAR ucFanParameters; // Fan Control Parameters.
37 UCHAR ucFanMinRPM; // Fan Minimum RPM (hundreds) -- for display purposes only.
38 UCHAR ucFanMaxRPM; // Fan Maximum RPM (hundreds) -- for display purposes only.
39 UCHAR ucReserved; // ----
40 UCHAR ucFlags; // to be defined
78 UCHAR ucNonClockStateIndex;
79 UCHAR ucClockStateIndices[1]; // variable-sized
85 UCHAR ucFanTableFormat; // Change this if the table format changes or version changes so that the other fields are not the same.
86 UCHAR ucTHyst; // Temperature hysteresis. Integer.
104 UCHAR ucFanControlMode;
153 UCHAR ucDataRevision;
155 UCHAR ucNumStates;
156 UCHAR ucStateEntrySize;
157 UCHAR ucClockInfoSize;
158 UCHAR ucNonClockSize;
186 UCHAR ucNumCustomThermalPolicy;
290 UCHAR ucMinTemperature;
291 UCHAR ucMaxTemperature;
292 UCHAR ucThermalAction;
303 UCHAR ucMinTemperature;
304 UCHAR ucMaxTemperature;
306 UCHAR ucRequiredPower;
310 UCHAR ucUnused[5];
319 UCHAR ucEngineClockHigh;
322 UCHAR ucMemoryClockHigh;
344 UCHAR ucLowEngineClockHigh;
346 UCHAR ucHighEngineClockHigh;
348 UCHAR ucMemoryClockHigh; // Currentyl unused.
349 UCHAR ucPadding; // For proper alignment and size.
351 UCHAR ucMaxHTLinkWidth; // From SBIOS - {2, 4, 8, 16}
352 UCHAR ucMinHTLinkWidth; // From SBIOS - {2, 4, 8, 16}. Effective only if CDLW enabled. Minimum down stream width could
373 UCHAR ucEngineClockHigh;
376 UCHAR ucMemoryClockHigh;
389 UCHAR ucEngineClockHigh;
392 UCHAR ucMemoryClockHigh;
396 UCHAR ucPCIEGen;
397 UCHAR ucUnused1;
406 UCHAR ucEngineClockHigh;
409 UCHAR ucMemoryClockHigh;
411 UCHAR ucPCIEGen;
417 UCHAR ucEngineClockHigh; //clockfrequency >> 16.
418 UCHAR vddcIndex; //2-bit vddc index;
429 //size of the state: sizeof(ATOM_PPLIB_STATE_V2) + (ucNumDPMLevels - 1) * sizeof(UCHAR)
430 UCHAR ucNumDPMLevels;
433 UCHAR nonClockInfoIndex;
437 UCHAR clockInfoIndex[1];
442 UCHAR ucNumEntries;
450 UCHAR ucNumEntries;
453 UCHAR ucEntrySize;
455 UCHAR clockInfo[1];
461 UCHAR ucNumEntries;
463 UCHAR ucEntrySize;
471 UCHAR ucClockHigh;
477 UCHAR ucNumEntries; // Number of entries.
484 UCHAR ucSclkHigh;
486 UCHAR ucMclkHigh;
493 UCHAR ucNumEntries; // Number of entries.
517 UCHAR ucNumEntries; // Number of entries.
525 UCHAR ucSclkHigh;
527 UCHAR ucMclkHigh;
532 UCHAR ucNumEntries; // Number of entries.
538 UCHAR ucEVClkHigh;
540 UCHAR ucECClkHigh;
544 UCHAR ucNumEntries;
551 UCHAR ucVCEClockInfoIndex;
556 UCHAR numEntries;
562 UCHAR ucVCEClockInfoIndex;
563 UCHAR ucClockInfoIndex; //highest 2 bits indicates memory p-states, lower 6bits indicates index to ClockInfoArrary
568 UCHAR numEntries;
575 UCHAR revid;
584 UCHAR ucVClkHigh;
586 UCHAR ucDClkHigh;
590 UCHAR ucNumEntries;
597 UCHAR ucUVDClockInfoIndex;
602 UCHAR numEntries;
608 UCHAR revid;
617 UCHAR ucSAMClockHigh;
621 UCHAR numEntries;
627 UCHAR revid;
635 UCHAR ucACPClockHigh;
639 UCHAR numEntries;
645 UCHAR revid;
661 UCHAR revid;
667 UCHAR revid;
677 UCHAR ucRevId;
678 UCHAR ucPpmDesign; //A+I or A+A