Home | History | Annotate | Download | only in radeon

Lines Matching refs:RBIOS16

259 				check_offset = RBIOS16(check_offset + 0x3);
271 check_offset = RBIOS16(check_offset + 0x5);
283 check_offset = RBIOS16(check_offset + 0x7);
295 check_offset = RBIOS16(check_offset + 0x9);
315 check_offset = RBIOS16(check_offset + 0x11);
324 check_offset = RBIOS16(check_offset + 0x13);
333 check_offset = RBIOS16(check_offset + 0x15);
342 check_offset = RBIOS16(check_offset + 0x17);
351 check_offset = RBIOS16(check_offset + 0x2);
360 check_offset = RBIOS16(check_offset + 0x4);
373 offset = RBIOS16(rdev->bios_header_start + check_offset);
754 p1pll->reference_freq = RBIOS16(pll_info + 0xe);
755 p1pll->reference_div = RBIOS16(pll_info + 0x10);
771 spll->reference_freq = RBIOS16(pll_info + 0x1a);
772 spll->reference_div = RBIOS16(pll_info + 0x1c);
786 mpll->reference_freq = RBIOS16(pll_info + 0x26);
787 mpll->reference_div = RBIOS16(pll_info + 0x28);
801 sclk = RBIOS16(pll_info + 0xa);
802 mclk = RBIOS16(pll_info + 0x8);
833 if (RBIOS16(igp_info + 0x4))
1203 lvds->native_mode.hdisplay = RBIOS16(lcd_info + 0x19);
1204 lvds->native_mode.vdisplay = RBIOS16(lcd_info + 0x1b);
1209 lvds->panel_vcc_delay = RBIOS16(lcd_info + 0x2c);
1213 lvds->panel_digon_delay = RBIOS16
1214 lvds->panel_blon_delay = (RBIOS16(lcd_info + 0x38) >> 4) & 0xf;
1216 lvds->panel_ref_divider = RBIOS16(lcd_info + 0x2e);
1218 lvds->panel_fb_divider = RBIOS16(lcd_info + 0x31);
1260 tmp = RBIOS16(lcd_info + 64 + i * 2);
1264 if ((RBIOS16(tmp) == lvds->native_mode.hdisplay) &&
1265 (RBIOS16(tmp + 2) == lvds->native_mode.vdisplay)) {
1266 u32 hss = (RBIOS16(tmp + 21) - RBIOS16(tmp + 19) - 1) * 8;
1272 (RBIOS16(tmp + 17) - RBIOS16(tmp + 19)) * 8;
1279 (RBIOS16(tmp + 24) - RBIOS16(tmp + 26));
1281 ((RBIOS16(tmp + 28) & 0x7ff) - RBIOS16(tmp + 26));
1283 ((RBIOS16(tmp + 28) & 0xf800) >> 11);
1285 lvds->native_mode.clock = RBIOS16(tmp + 9) * 10;
1361 RBIOS16(tmds_info + i * 10 + 0x10);
1375 RBIOS16(tmds_info + stride + 0x10);
2328 if (!RBIOS16(entry))
2331 tmp = RBIOS16(entry);
2749 misc = RBIOS16(offset + 0x5 + 0x0);
2751 misc2 = RBIOS16(offset + 0x5 + 0xe);
2765 RBIOS16(offset + 0x5 + 0xb) * 4;
2770 u16 voltage_table_offset = RBIOS16(offset + 0x5 + 0xc);
2773 RBIOS16(voltage_table_offset) * 4;
2912 id = RBIOS16(index);
2932 val = RBIOS16(index);
2937 val = RBIOS16(index);
2966 id = RBIOS16(index);
2986 val = RBIOS16(index);
3012 id = RBIOS16(index);
3025 while (RBIOS16(offset)) {
3026 uint16_t cmd = ((RBIOS16(offset) & 0xe000) >> 13);
3027 uint32_t addr = (RBIOS16(offset) & 0x1fff);
3064 val = RBIOS16(offset);
3069 val = RBIOS16(offset);
3217 uint32_t or_mask = RBIOS16(offset);
3286 mem_size = RBIOS16(offset + 5);