Home | History | Annotate | Download | only in radeon

Lines Matching defs:vbl

1813 	u32 stat_crtc = 0, vbl = 0, position = 0;
1827 vbl = RREG32(EVERGREEN_CRTC_V_BLANK_START_END +
1834 vbl = RREG32(EVERGREEN_CRTC_V_BLANK_START_END +
1841 vbl = RREG32(EVERGREEN_CRTC_V_BLANK_START_END +
1848 vbl = RREG32(EVERGREEN_CRTC_V_BLANK_START_END +
1855 vbl = RREG32(EVERGREEN_CRTC_V_BLANK_START_END +
1862 vbl = RREG32(EVERGREEN_CRTC_V_BLANK_START_END +
1870 vbl = RREG32(AVIVO_D1CRTC_V_BLANK_START_END);
1875 vbl = RREG32(AVIVO_D2CRTC_V_BLANK_START_END);
1885 vbl = (RREG32(RADEON_CRTC_V_TOTAL_DISP) &
1896 vbl = (RREG32(RADEON_CRTC2_V_TOTAL_DISP) &
1918 if (vbl > 0) {
1921 vbl_start = vbl & 0x1fff;
1922 vbl_end = (vbl >> 16) & 0x1fff;
1976 /* Correct for shifted end of vbl at vbl_end. */