Home | History | Annotate | Download | only in radeon

Lines Matching defs:mclk

191 	u32 sclk, mclk;
206 * mclk and vddci.
213 mclk = rdev->pm.power_state[rdev->pm.requested_power_state_index].
214 clock_info[rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx].mclk;
216 mclk = rdev->pm.power_state[rdev->pm.requested_power_state_index].
217 clock_info[rdev->pm.requested_clock_mode_index].mclk;
219 if (mclk > rdev->pm.default_mclk)
220 mclk = rdev->pm.default_mclk;
249 if (rdev->asic->pm.set_memory_clock && (mclk != rdev->pm.current_mclk)) {
251 radeon_set_memory_clock(rdev, mclk);
253 rdev->pm.current_mclk = mclk;
254 DRM_DEBUG_DRIVER("Setting: m: %d\n", mclk);
366 clock_info->mclk * 10,
885 /* check if the vblank period is too short to adjust the mclk */