Lines Matching refs:L1
11056 "description": "intel/genxml: Add L1 Cache Control bit field",16222 "description": "isl: Don't enable HDC:L1 caches on DG2",