HomeSort by: relevance | last modified time | path
    Searched defs:ATMINUS (Results 1 - 8 of 8) sorted by relevancy

  /src/external/gpl3/binutils/dist/opcodes/
d10v-opc.c 161 #define ATMINUS (MINUS + 1) /* predecrement */
163 #define CSRC (ATMINUS + 1) /* control register */
318 { "st", SHORT_2, 1, MU, PAR|WMEM, 0x6c1f, 0x7e1f, { RSRC2, ATMINUS, RSRC_SP } },
324 { "st2w", SHORT_2, 1, MU, PAR|WMEM, 0x6e1f, 0x7e3f, { RSRC2E, ATMINUS, RSRC_SP } },
d30v-opc.c 404 #define ATMINUS (MINUS + 1) /* Predecrement. */
406 #define Ca (ATMINUS + 1) /* Control register. */
  /src/external/gpl3/binutils.old/dist/opcodes/
d10v-opc.c 161 #define ATMINUS (MINUS + 1) /* predecrement */
163 #define CSRC (ATMINUS + 1) /* control register */
318 { "st", SHORT_2, 1, MU, PAR|WMEM, 0x6c1f, 0x7e1f, { RSRC2, ATMINUS, RSRC_SP } },
324 { "st2w", SHORT_2, 1, MU, PAR|WMEM, 0x6e1f, 0x7e3f, { RSRC2E, ATMINUS, RSRC_SP } },
d30v-opc.c 404 #define ATMINUS (MINUS + 1) /* Predecrement. */
406 #define Ca (ATMINUS + 1) /* Control register. */
  /src/external/gpl3/gdb/dist/opcodes/
d10v-opc.c 161 #define ATMINUS (MINUS + 1) /* predecrement */
163 #define CSRC (ATMINUS + 1) /* control register */
318 { "st", SHORT_2, 1, MU, PAR|WMEM, 0x6c1f, 0x7e1f, { RSRC2, ATMINUS, RSRC_SP } },
324 { "st2w", SHORT_2, 1, MU, PAR|WMEM, 0x6e1f, 0x7e3f, { RSRC2E, ATMINUS, RSRC_SP } },
d30v-opc.c 404 #define ATMINUS (MINUS + 1) /* Predecrement. */
406 #define Ca (ATMINUS + 1) /* Control register. */
  /src/external/gpl3/gdb.old/dist/opcodes/
d10v-opc.c 161 #define ATMINUS (MINUS + 1) /* predecrement */
163 #define CSRC (ATMINUS + 1) /* control register */
318 { "st", SHORT_2, 1, MU, PAR|WMEM, 0x6c1f, 0x7e1f, { RSRC2, ATMINUS, RSRC_SP } },
324 { "st2w", SHORT_2, 1, MU, PAR|WMEM, 0x6e1f, 0x7e3f, { RSRC2E, ATMINUS, RSRC_SP } },
d30v-opc.c 404 #define ATMINUS (MINUS + 1) /* Predecrement. */
406 #define Ca (ATMINUS + 1) /* Control register. */

Completed in 26 milliseconds