HomeSort by: relevance | last modified time | path
    Searched defs:CCR (Results 1 - 12 of 12) sorted by relevancy

  /src/sys/arch/arm/sociox/
sni_i2c.c 74 #define CCR 0x08
  /src/sys/arch/x68k/dev/
mha.c 169 #define CCR (sc->sc_pcx[0])
358 CCR = 0x14;
  /src/external/gpl3/binutils/dist/gas/config/
m68k-parse.h 85 CCR, /* Condition code Reg */
  /src/external/gpl3/binutils.old/dist/gas/config/
m68k-parse.h 85 CCR, /* Condition code Reg */
  /src/external/apache2/llvm/dist/clang/lib/AST/
Expr.cpp 4591 const_child_range CCR =
4593 return child_range(cast_away_const(CCR.begin()), cast_away_const(CCR.end()));
  /src/external/apache2/llvm/dist/llvm/lib/Target/M68k/
M68kISelLowering.cpp 104 // Add/Sub overflow ops with MVT::Glues are lowered to CCR dependences.
1399 // Also sets CCR.
1426 // NOTE BTST sets CCR.Z flag
1666 // See if we can use the CCR value from the operand instead of
1756 // Otherwise use a regular CCR-setting instruction.
1961 SDValue CCR = EmitCmp(Op0, Op1, M68kCC, DL, DAG);
1963 DAG.getConstant(M68kCC, DL, MVT::i8), CCR);
2901 // The CCR operand of SelectItr might be missing a kill marker
2902 // because there were multiple uses of CCR, and ISel didn't know
2909 // Scan forward through BB for a use/def of CCR
    [all...]
  /src/external/apache2/llvm/dist/clang/include/clang/AST/
Expr.h 4900 const_child_range CCR = const_cast<const InitListExpr *>(this)->children();
4901 return child_range(cast_away_const(CCR.begin()),
4902 cast_away_const(CCR.end()));
6129 const_child_range CCR =
6131 return child_range(cast_away_const(CCR.begin()),
6132 cast_away_const(CCR.end()));
  /src/external/gpl3/binutils/dist/include/opcode/
h8300.h 78 CCR = 0x4000,
1252 {O (O_ANDC, SB), AV_H8, 2, "andc", {{IMM8, CCR | DST, E}}, {{0x0, 0x6, IMM8LIST, E}}},
1422 {O (O_LDC, SB), AV_H8, 2, "ldc", {{IMM8, CCR | DST, E}}, {{ 0x0, 0x7, IMM8LIST, E}}},
1424 {O (O_LDC, SB), AV_H8, 2, "ldc", {{RS8, CCR | DST, E}}, {{0x0, 0x3, B30 | CCR | DST, RS8, E}}},
1426 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{RSIND, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0x9, B30 | RSIND, IGNORE, E}}},
1428 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{RSPOSTINC, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0xD, B30 | RSPOSTINC, IGNORE, E}}},
1430 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{DISP16SRC, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0xF, B30 | DISPREG, IGNORE, SRC | DISP16LIST, E}}},
1432 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{DISP32SRC, CCR | DST, E}}, {{PREFIXLDC, 0x7, 0x8, B30 | DISPREG, 0x0, 0x6, 0xB, 0x2, IGNORE, SRC | DISP32LIST, E}}},
1434 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{ABS16SRC, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0xB, 0x0, IGNORE, SRC | ABS16LIST, E}}}
    [all...]
  /src/external/gpl3/binutils.old/dist/include/opcode/
h8300.h 78 CCR = 0x4000,
1252 {O (O_ANDC, SB), AV_H8, 2, "andc", {{IMM8, CCR | DST, E}}, {{0x0, 0x6, IMM8LIST, E}}},
1422 {O (O_LDC, SB), AV_H8, 2, "ldc", {{IMM8, CCR | DST, E}}, {{ 0x0, 0x7, IMM8LIST, E}}},
1424 {O (O_LDC, SB), AV_H8, 2, "ldc", {{RS8, CCR | DST, E}}, {{0x0, 0x3, B30 | CCR | DST, RS8, E}}},
1426 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{RSIND, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0x9, B30 | RSIND, IGNORE, E}}},
1428 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{RSPOSTINC, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0xD, B30 | RSPOSTINC, IGNORE, E}}},
1430 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{DISP16SRC, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0xF, B30 | DISPREG, IGNORE, SRC | DISP16LIST, E}}},
1432 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{DISP32SRC, CCR | DST, E}}, {{PREFIXLDC, 0x7, 0x8, B30 | DISPREG, 0x0, 0x6, 0xB, 0x2, IGNORE, SRC | DISP32LIST, E}}},
1434 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{ABS16SRC, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0xB, 0x0, IGNORE, SRC | ABS16LIST, E}}}
    [all...]
  /src/external/gpl3/gdb/dist/include/opcode/
h8300.h 78 CCR = 0x4000,
1252 {O (O_ANDC, SB), AV_H8, 2, "andc", {{IMM8, CCR | DST, E}}, {{0x0, 0x6, IMM8LIST, E}}},
1422 {O (O_LDC, SB), AV_H8, 2, "ldc", {{IMM8, CCR | DST, E}}, {{ 0x0, 0x7, IMM8LIST, E}}},
1424 {O (O_LDC, SB), AV_H8, 2, "ldc", {{RS8, CCR | DST, E}}, {{0x0, 0x3, B30 | CCR | DST, RS8, E}}},
1426 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{RSIND, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0x9, B30 | RSIND, IGNORE, E}}},
1428 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{RSPOSTINC, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0xD, B30 | RSPOSTINC, IGNORE, E}}},
1430 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{DISP16SRC, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0xF, B30 | DISPREG, IGNORE, SRC | DISP16LIST, E}}},
1432 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{DISP32SRC, CCR | DST, E}}, {{PREFIXLDC, 0x7, 0x8, B30 | DISPREG, 0x0, 0x6, 0xB, 0x2, IGNORE, SRC | DISP32LIST, E}}},
1434 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{ABS16SRC, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0xB, 0x0, IGNORE, SRC | ABS16LIST, E}}}
    [all...]
  /src/external/gpl3/gdb.old/dist/include/opcode/
h8300.h 78 CCR = 0x4000,
1252 {O (O_ANDC, SB), AV_H8, 2, "andc", {{IMM8, CCR | DST, E}}, {{0x0, 0x6, IMM8LIST, E}}},
1422 {O (O_LDC, SB), AV_H8, 2, "ldc", {{IMM8, CCR | DST, E}}, {{ 0x0, 0x7, IMM8LIST, E}}},
1424 {O (O_LDC, SB), AV_H8, 2, "ldc", {{RS8, CCR | DST, E}}, {{0x0, 0x3, B30 | CCR | DST, RS8, E}}},
1426 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{RSIND, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0x9, B30 | RSIND, IGNORE, E}}},
1428 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{RSPOSTINC, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0xD, B30 | RSPOSTINC, IGNORE, E}}},
1430 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{DISP16SRC, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0xF, B30 | DISPREG, IGNORE, SRC | DISP16LIST, E}}},
1432 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{DISP32SRC, CCR | DST, E}}, {{PREFIXLDC, 0x7, 0x8, B30 | DISPREG, 0x0, 0x6, 0xB, 0x2, IGNORE, SRC | DISP32LIST, E}}},
1434 {O (O_LDC, SW), AV_H8H, 2, "ldc", {{ABS16SRC, CCR | DST, E}}, {{PREFIXLDC, 0x6, 0xB, 0x0, IGNORE, SRC | ABS16LIST, E}}}
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMISelLowering.cpp 4754 SDValue CCR = DAG.getRegister(ARM::CPSR, MVT::i32);
4762 ARMcc, CCR, OverflowCmp);
4874 SDValue CCR = DAG.getRegister(ARM::CPSR, MVT::i32);
4877 return getCMOV(dl, VT, SelectTrue, SelectFalse, ARMcc, CCR,
4909 SDValue CCR = Cond.getOperand(3);
4912 return getCMOV(dl, VT, True, False, ARMcc, CCR, Cmp, DAG);
4978 SDValue TrueVal, SDValue ARMcc, SDValue CCR,
4992 ARMcc, CCR, Cmp);
4994 ARMcc, CCR, duplicateCmp(Cmp, DAG));
4998 return DAG.getNode(ARMISD::CMOV, dl, VT, FalseVal, TrueVal, ARMcc, CCR,
    [all...]

Completed in 64 milliseconds