Searched defs:CHIP_W1_SYS_END (Results 1 - 25 of 46) sorted by relevance

12

/src/sys/arch/cobalt/dev/
H A Dgt_io_space.c53 #define CHIP_W1_SYS_END(v) 0x12000000UL macro
H A Dgt_mem_space.c53 #define CHIP_W1_SYS_END(v) 0x14000000UL macro
/src/sys/arch/algor/algor/
H A Dalgor_p4032_bus_locio.c62 #define CHIP_W1_SYS_END(v) CHIP_W1_BUS_END(v) macro
H A Dalgor_p6032_bus_io.c62 #define CHIP_W1_SYS_END(v) ((u_long)BONITO_PCIIO_BASE + 0x000fffffUL) macro
H A Dalgor_p6032_bus_mem.c67 #define CHIP_W1_SYS_END(v) ((u_long)BONITO_PCILO_BASE + 0x0bffffffUL) macro
H A Dalgor_p4032_bus_io.c66 #define CHIP_W1_SYS_END(v) (P4032_PCIIO + 0x000fffffUL) macro
/src/sys/arch/mips/adm5120/
H A Dadm5120_obio_space.c82 #define CHIP_W1_SYS_END(v) CHIP_W1_BUS_END(v) macro
H A Dadm5120_pciio_space.c52 #define CHIP_W1_SYS_END(v) CHIP_W1_BUS_END(v) macro
H A Dadm5120_pcimem_space.c52 #define CHIP_W1_SYS_END(v) CHIP_W1_BUS_END(v) macro
/src/sys/arch/mips/alchemy/
H A Dau_cpureg_mem.c53 #define CHIP_W1_SYS_END(v) CHIP_W1_BUS_END(v) macro
/src/sys/arch/mips/atheros/
H A Darbusle.c50 #define CHIP_W1_SYS_END(v) CHIP_W1_BUS_END(v) macro
/src/sys/arch/cobalt/cobalt/
H A Dbus.c56 #define CHIP_W1_SYS_END(v) 0x10000fffUL macro
/src/sys/arch/evbmips/gdium/
H A Dgdium_bus_io.c63 #define CHIP_W1_SYS_END(v) ((u_long)BONITO_PCIIO_BASE + 0x000fffffUL) macro
H A Dgdium_bus_mem.c67 #define CHIP_W1_SYS_END(v) ((u_long)BONITO_PCILO_BASE + 0x0bffffffUL) macro
/src/sys/arch/evbmips/malta/
H A Dmalta_bus_io.c54 #define CHIP_W1_SYS_END(v) ((u_long)MALTA_PCIMEM3_BASE + \ macro
/src/sys/arch/evbmips/mipssim/
H A Dmipssim_bus_io.c54 #define CHIP_W1_SYS_END(v) (CHIP_W1_SYS_START(v) + CHIP_W1_BUS_END(v)) macro
/src/sys/arch/mips/rmi/
H A Drmixl_iobus_space.c67 #define CHIP_W1_SYS_END(v) (CHIP_W1_SYS_START(v) + RMIXL_FLASH_BAR_MASK_MAX) macro
H A Drmixl_obio_eb_space.c60 #define CHIP_W1_SYS_END(v) (CHIP_W1_SYS_START(v) + RMIXL_IO_DEV_SIZE - 1) macro
H A Drmixl_obio_el_space.c60 #define CHIP_W1_SYS_END(v) (CHIP_W1_SYS_START(v) + RMIXL_IO_DEV_SIZE - 1) macro
H A Drmixl_pci_cfg_space.c63 #define CHIP_W1_SYS_END(v) CHIP_W1_BUS_END(v) macro
H A Drmixl_pci_ecfg_space.c63 #define CHIP_W1_SYS_END(v) CHIP_W1_BUS_END(v) macro
H A Drmixl_pci_io_space.c61 #define CHIP_W1_SYS_END(v) CHIP_W1_BUS_END(v) macro
H A Drmixl_pci_mem_space.c61 #define CHIP_W1_SYS_END(v) CHIP_W1_BUS_END(v) macro
/src/sys/arch/mips/sibyte/pci/
H A Dsbbrz_bus_io.c55 #define CHIP_W1_SYS_END(v) (A_PHYS_LDTPCI_IO_MATCH_BYTES + CHIP_W1_BUS_END(v)) macro
H A Dsbbrz_bus_mem.c55 #define CHIP_W1_SYS_END(v) CHIP_W1_BUS_END(v) macro

Completed in 8 milliseconds

12