HomeSort by: relevance | last modified time | path
    Searched defs:DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER5 (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_10_0_enum.h 262 DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER5= 0x4,
dce_11_0_enum.h 1031 DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER5= 0x4,
dce_11_2_enum.h 1430 DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER5= 0x4,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/
navi10_enum.h 8338 DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER5 = 0x00000004,
vega10_enum.h 11929 DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER5 = 0x00000004,

Completed in 187 milliseconds